TSMC 0.35 µm CMOS Process Technology


This 0.35 μm CMOS technology is available through CMC’s multi-project wafer service, which delivers Taiwan Semiconductor Manufacturing Company (TSMC) nanometer and micron-scale CMOS technologies.

Process Details

  • Electrical Contact Forming Technology: Polycide
  • Layers: 4 metal, 2 poly
  • Supply Voltages: 3.3 V
  • Minimum Drawn Gate Length: 0.35 μm

Note: The expected number of chips to be delivered for this technology is 40.


  • 3.3 V/5 V
  • 2P4M


The 0.35 µm CMOS (CMC term is CMOSP35) process is suitable for:

  • Analog circuits
  • RF circuits
  • Mixed-signal circuits


Academics in Canada

(Minimum charge is for a 12 mm2 design)

Academics in Canada Peer Reviewed

(Minimum charge is for a 12 mm2 design)

SponsorChip helps companies enhance their research efforts and links to academic researchers.

Scroll to Top

We're Hiring!

If you’re ready for a new challenge and want to learn everyday while working with talented colleagues, we want to connect with you.