FAB

TSMC 0.35 µm CMOS Process Technology

Description

This 0.35 μm CMOS technology is available through CMC’s multi-project wafer service, which delivers Taiwan Semiconductor Manufacturing Company (TSMC) nanometer and micron-scale CMOS technologies.

Process Details

  • Electrical Contact Forming Technology: Polycide
  • Layers: 4 metal, 2 poly
  • Supply Voltages: 3.3 V
  • Minimum Drawn Gate Length: 0.35 μm

Note: The expected number of chips to be delivered for this technology is 40.

Features

  • 3.3 V/5 V
  • 2P4M

Applications

The 0.35 µm CMOS (CMC term is CMOSP35) process is suitable for:

  • Analog circuits
  • RF circuits
  • Mixed-signal circuits

Pricing

Canadian Academic

$475/mm2
(Minimum charge is for a 1.1 x 1.1 mm2 design)

Canadian Academic Peer Reviewed

$250/mm2
(Minimum charge is for a 1.1 x 1.1 mm2 design)

SponsorChip helps companies enhance their research efforts and links to academic researchers.

Scroll to Top
X