

HPP-Heterogeneous Processing Platform

Programming Models, Performance and Power Profiling for the HPP

2-12-2015

Yassine Hariri Senior Engineer, Platform Design Hariri@cmc.ca Hugh W. Pollitt-Smith Senior System Design Engineer Pollitt-smith@cmc.ca

Agenda




- Overview
- emSYSCAN Development Systems Update
- HPP: Heterogeneous processing platform
- HPP GPU
 - GPU Programming
 - Libraries, OpenACC and Programming langages
 - CUDA Development Using NVIDIA Nsight, Eclipse Edition
 - Project Management, Edit, Build, Debug and Profile
 - Power profiling using nvidia-smi
 - Live demo
- HPP FPGA
 - OpenCL for FPGA
 - The AOCL FPGA Programming Flow
 - Power and performance profiling
 - Live demo
- HPP schedule
- Heterogeneous processing workshop

EMSYSCAN DEVELOPMENT SYSTEMS UPDATE



Embedded Systems Canada (emSYSCAN) \$54M investment in Canada's National Design Network 37+ universities, 250+ faculty, 5 years



Development Systems for Proof of Concept





Images courtesy of National Instruments, Xilinx, BEECube,, NVIDIA

National Research Platform: Enriched Projects; Results Sooner



- <u>Common</u> set of programmable research platforms with proof of concept features
- <u>Pooled</u> equipment timeshared among users
- <u>Sharing</u> of knowledge on equipment usage
- <u>Adaptive</u> over time in terms of equipment quantities and equipment features
- Large community of users, institutions
- <u>Leveraged</u> industrial partners (e.g., STMicro.)

National project scope and sizeable outcomes enabled by centralized project implementation and management by CMC Microsystems

Installation and usage



- Shared access systems can be accessed at no charge but require Designer level subscription
 - Subscription provides access to support, tools, reference designs, forums, workshops, travel, select/swap, training, additional discounts
- Systems delivered on site, remote access
- Designated Development System coordinator(s) at each site
 - Communicate institutional needs for purchase specifications
 - Local advocate, information source
 - Encourage participation in National Project

emSYSCAN Development Systems delivered (Gen1)



- Embedded Systems Platform:
 - Xilinx ML605, Altera DE4-530
- Advanced Processing Platform
 - BEEcube BEE3, BEE4, miniBEE
- Software-Defined Radio Platform
 - BEEcube miniBEE, RF daughtercard
- Simulation Acceleration Platform
 - Nallatech P385-D5 (Altera Stratix V, OpenCL)
- Multiprocessor Array Platform
 - NVIDIA Tesla K20 GPU
 - Intel Xeon Phi
- Microsystems Integration Platform
 - National Instruments PXI-based, FPGA, MEMS, microfluidics,
 - RF, photonics features

NDN Development Systems Community




https://community.cmc.ca/community/development-systems

					Welcome, Guest Login
	j Browse 💌			Ĺ	2 Search
/lore documents in 📕 Development Systems 💌					
Development Systems National Catalog created by hugh on Jun 20, 2012 2:30 PM, last modified by hugh on Jan 18, 2013 12:34 PM The following Development Systems have been delivered to the National Design Network (NDN) for shared access. The designated Coordinator/Contact					Actions More Like This Introductory setup instructions for the BEEcube miniBEE
can provide additional details on availability and how to access: System Product	Location/University	Quantity	Coordinator/Contact		Advanced Processing Platform (BEE3) Design
BEEcube BEE3 (Advanced Processing Platform)					Environment
	CMC Microsystems (online access)	2	Hugh Pollitt-Smith		Development Systems Inventory
	McMaster University	1	Dr. Nicola Nicolici		Advanced Processing
	University of Guelph	1	Dr. Stefano Gregori		Platform
	McGill University	1	Dr. Zeljko Zilic		Setup Information for the HP Z400 workstations (ML605,
	University of New Brunswick	1	Dr. Kenneth Kent		DE4-530, BEE3)
	University of Saskatchewan	1	Dr. Seok-Bum Ko		
	Université du Québec à Chicoutimi	1	Dr. Hung-Tien Bui		
	Université du Québec à Trois- Rivières	1	Dr. Adel Omar Dahmane		
	Université du Québec à Outaouais	1	Dr. Ahmed Lakhssassi		
	University of Windsor	1	Dr. Rashid Rashidzadeh		

Upcoming emSYSCAN Development Systems deployments



- Embedded Systems Platform
 - Xilinx Virtex-7, Ultrascale, Zynq options
 - Altera Arria 10 and Arria 10 SoC options
 - Shipping Q1 2016
- Advanced Processing Platform
 - RFP currently in evaluation
 - Shipping Q1/Q2 2016
- Software-defined Radio
 - BEEcube nano/megaBEE (2x2 up to 16x16 MIMO options)
 - Shipping Q1 2016



Canada's National Design Network – ADEPT Management & Operations Includes software procurement, configuration, installation and delivery. Access and utilization management, engineering/technical support. Cybersecurity installations, secure testbed assistance and demonstrations. Train-thetrainer events. Advisory Group coordination. Governance, reporting, legal and financial administration.





- Based on Development Systems Coordinator consultations in April 2014:
 - Generation 1 (2014/15): 18 systems
 - USask, UQTR, Outaouais, McGill, York, Windsor, Waterloo, Western, Ottawa, Ryerson, RMC, Victoria
 - Generation 2 (2016/17): 12 systems
 - Memorial, Guelph, McMaster, Toronto, Polytechnique, UQTR, Outaouais



HPP: HETEROGENEOUS PROCESSING PLATFORM


HPP main components



- The HPP workstation integrates the following main components:
 - Dual core Intel Xeon E5-2620 V3
 - NVidia GPU (Tesla K20)
 - FPGA board (Nallatech P385-A72).
 - Xeon Phi 7120A
- Key Platform Benefits
 - Customizability: Select the right mix of accelerators for your application
 - Greater flexibility for HW/SW exploration
 - Scalability: Create one node and scale up by adding more nodes
 - Fast automated setup and configuration
 - Faster path to commercialization
 - Technical support and training from CMC Microsystems

HPP fully installed system





HPP Pre-Installed Software Components



These software components required by the HPP are pre-installed on the workstation:

- RedHat Enterprise Linux 6.6 (Kernel version: 2.6.32-504.el6.x86_64)
- Java Runtime Environment (JRE)
- gcc compiler and toolchain

Accelerator	Software and tools
GPU Tesla K20	NVIDIA CUDA 7 Toolkit
Nallatech FPGA P385	Altera Quartus 15.0, Altera SDK for OpenCL 1.0
	Nallatech FPGA P385 Board Support Package
Xeon Phi 7120a	Intel Manycore Platform Software Stack (MPSS) 3.5.1 for Linux
	Intel Parallel Studio XE 2015, Professional Studio for C++, Linux version



HPP: GPU

Applications Acceleration







Applications Acceleration











- Ease of use: Deep knowledge of GPU programming is not required
- **"Drop-in":** Standard APIs, minimal code changes
- Quality: High-quality implementations
- **Performance:** NVIDIA libraries are highly optimized

CUDA Libraries Ecosystem



 CUDA Tools and Ecosystem described in detail on NVIDIA **Developer Zone:**

developer.nvidia.com/cuda-toolsecosystem

12/16/2015




NVIDIA Performance Primitives is a GPU accelerated library with a very large collection of 1000's of image

An industry proven, highly accurate parallel algorithms and data collection of standard mathematical structures. Perform GPU-accelerated functions, providing high sort scan transform and reduct

CUDA On Campus Day, April 13, 2012 CUDA Spotlight:


Applications Acceleration





OpenACC Directives






Original Code

Applications Acceleration





GPU Programming Languages



- Numerical analytics: MATLAB, Mathematica, LabVIEW
- Fortran: OpenACC, CUDA Fortran
- C: OpenACC, CUDA C
- C++: Thrust, CUDA C++
- Python: PyCUDA, Copperhead



HPP GPU : CUDA DEVELOPMENT USING NVIDIA NSIGHT, ECLIPSE EDITION

NVIDIA® Nsight™ Eclipse Edition



- CUDA Integrated Development Environment
- Project Management
- Edit
- Build
- Debug
- Profile







- Extensible via robust selection of open-source and commercial plugins
- Revision control: CVS, SVN, Git, Perforce, ...
- Issue tracking
- • •
- Strong cross-platform support
- Nsight Eclipse Edition available for Linux and Mac OSX



Included In CUDA Toolkit



5		root@HPPPrototype:~	_ = ×
File Edit View Search	Terminal Help		
[root@HPPPrototype ~]#	export CUDA_PATH=/usr/local	/local/cuda-7.0/lib64:\$LD_LIBRARY_PATH	
	9	About Nsight >	1
	N	Isight Eclipse Edition	
	V	ersion: 7.0	
	V	c) Copyright 2012-2015 NVIDIA Corporation. All rights reserved isit http://developer.nvidia.com/cuda	
	E	his product includes software developed by the clipse Foundation http://eclipse.org/ pache Software Foundation http://www.apache.org/ erence Parr http://www.antlr.org	_
	De 💽	R.	
	Installation Details	ОК	

NVIDIA® Nsight™ Eclipse Edition



- CUDA Integrated Development Environment
 - Project Management
 - Edit
 - Build
 - Debug
 - Profile





Nsight Project Support



- CUDA C / C++
- Project Types
 - Executable
 - Shared Library
 - Static Library
- New vs. Existing
 - New project, build managed by Nsight
 - Existing project, Nsight can use your Makefile

Creating A New CUDA Project



0						
File Edit Source Refactor Navigate	Search Project	C/C++ ·	- N			
New	Shift+Alt+N >	CUDA C/C++ Project				
Open File	Sumerracine /	Makefile Project with Existing Code	9	CUDA C/C	++ Project ×	
Close	Ctrl+W	C++ Project	New C	CUDA C/C++ Project		
Close All	Shift+Ctrl+W	C Project		e a new project of selected type		
Sauce		P <u>r</u> oject				
Save Save As	Ctrl+S -	Convert to a C/C++ Project (Adds C/C++ Nature)	Proje	ct name: webinar2		
Save All	Shift+Ctrl+S	Source Folder				
Revert	211121 00110	Folder		se default location		
		Source File	Locat	ion: //root/cuda-workspace/example/w	ebinar2 Browse	
Move		Header File		Choose file system: default 🗘		
Rename Refresh	9	CUDA C/C++ Project	×	type:	Toolchains:	
Convert Line Delimiters To	Select	t the CUDA Sample		Executable	CUDA Toolkit 7.0	
	Select the CUDA sample to import to your local workspace					
Print				CUDA Runtime Project		
	Sampl	es install location: //usr/local/cuda-7.0/samples	Browse	 Import CUDA Sample Thrust Project 		
				Shared Library		
	Simp	le	0	Static Library		
	Tomp	late using CUDA Runtime	^	Makefile project		
		ed Memory Streams		1		
		2		w project types and toolchains only if they are supported on the platform		
	Using Inline PTX E					
		III		J		
	This C	UDA Runtime API sample is a very basic sample	that implements			
	eleme	nt by element vector addition. It is the same as	the sample	< Back	Next > Cancel Finish	
				-		
	?	< Back Next > Cancel	Finish			

Nsight main window after creating a new project



٩	C/C++ - webinar2/src/vectorAdd.cu - Nsight	_
File Edit Source Refactor Navigate Search Project Run W] * · · · · · · · W] * ·	indow Help 参 ヾ O ヾ 9: ヾ 0. ヾ] \ D> 00 ■ M 3. ۞ .e ≅ 死] @ A ヾ] 3 ■ 10	E ~ "
Project Explorer 🕱 📄 🚖 🔻 🗖 🗖		🗝 🗖 📴 Outline 🕱 💿 Make Target 📃 🗖
▼ Webinar2 ▼ Includes ▷ Image: Imag	<pre>10 * rector dudition: re is the same as the sample integrating chapter is 17 * of the programming guide with some additions like error checking. 18 */ 19 20 #include <stdio.h> 21 22 // For the CUDA runtime routines (prefixed with "cuda_") 23 #include <cuda_runtime.h> 24 250 /** 26 * CUDA Kernel Device code 27 * 28 * Computes the vector addition of A and B into C. The 3 vectors have the same 29 * number of elements numElements. 30 */ 310 _global void 32 vectorAdd(const float *A, const float *B, float *C, int numElements) 33 { 34 int i = blockDim.x * blockIdx.x + threadIdx.x; 35 if (i < numElements) 37 { 38</cuda_runtime.h></stdio.h></pre>	Stdio.h Stdio.h Cuda_runtime.h vectorAdd(const float*, const float*, float*, int) : vo main(void) : int
	Problems X ② Tasks ♀ Console □ Properties 参 Debug 급 Analysis	
	O items O items Description Resource Path Location	Type
	Writable Smart Insert 3	34 : 48





- CUDA Integrated Development Environment
 - Project Management
 - Edit
 - Build
 - Debug
 - Profile







- CUDA-aware syntax highlighting
- Host / Device code highlighting
- Smart code assist
- As-you-type error detection
- CUDA API documentation pop-ups
- Automatic code refactoring

```
128
        // Launch the Vector Add CUDA Kernel
129
        int threadsPerBlock = 256:
        int blocksPerGrid =(numElements + threadsPerBlock - 1) / threadsPerBlock;
130
        printf("CUDA kernel launch with %d blocks of %d threads\n". blocksPerGrid. threadsPerBlock):
131
        vectorAdd<<<blocksPerGrid, threadsPerBlock>>>(d A, d B, d C, numElements);
132
133
         /**
134
          * CUDA Kernel Device code
135
136
            Computes the vector addition of A and B into C. The 3 vectors have the same
                                                                                            etErrorString(err));
137
          * number of elements numElements.
138
          */
139
           alobal
                    void
140
         vectorAdd(const float *A, const float *B, float *C, int numElements)
141
         {
142
             int i = blockDim.x * blockIdx.x + threadIdx.x:
143
144
             if (i < numElements)</pre>
145
146
```





- CUDA Integrated Development Environment
 - Project Management
 - Edit
 - Build
 - Debug
 - Profile



CUDA Builder




Full CUDA toolchain support

- All nvcc features
- Debug, release, and custom build configurations
- Dependent project support
 - Static libraries
 - Shared libraries
 - Manages all build dependencies
- Source-correlated error reporting

Build Error Reporting





make: *** [src/vectorAdd.o] Error 2

Run Application



•	C/C++ - webinar2/src/vectorAdd.cu - Nsight			_ = >
File Edit Source Refactor N	avigate Search Project Run Window Help			
<mark>11 · □ ◎ ◎ % · □</mark> ∲ · ∯ · ♥ ♦ · ◆	〕 @ ヾ @ ヾ @ ヾ] ☆ ヾ O ヾ 9 ヾ 9 ヾ 2 ヾ 1 [Π	Ê	~ "
ြာ Project Explo အ 🛛 🗖	ि vectorAdd.cu छ	- 6	ា 🗄 Outline 🕱 💿 Make Target	- 6
	<pre>77 h_B[i] = rand()/(float)RAND_MAX; 78 79 79 79 79 70 // Allocate the device input vector A 1 float *d A = NULL; 20 err = cudaMalloc((void **)&d_A, size); 31 32 33 34 35 4 35 4 35 4 35 5 5 5 5 5 5 5 5</pre>		<pre>stdio.h stdio.h s</pre>	float*, int) : vo
< III >	< <u> </u>			
] •	Writable Smart Insert	67 : 3	32	





- CUDA Integrated Development Environment
 - Project Management
 - Edit
 - Build
 - Debug
 - Profile




CUDA Debugger



- Unified CPU / GPU Debugging
 - Simultaneous visibility into both CPU and GPU state
 - Multi-GPU support
- Full GPU debugging
 - Set kernel breakpoints
 - Single-step, run until, etc.
 - View variables, registers, and expression values across multiple GPU threads at the same time
 - Examine thread, warp, block state
 - Source and assembly level debugging

Add a break point in the code





GPU / CPU Threads, Call Stacks



•	Debug - webinar2/src/veo	ctorAdd.cu - Nsight	_ = ×
File Edit Source Refactor Navigate Search Project Run Window Help			
	tt 7 4 m. c. r. M] 🅭 🖋 •] 🍠] 🕼 • 🖗 • 🗢 • 🗢 •	E • "
恭 Debug 🛙	🔬 🙀 🕅 i> 🔻 🗖 🗖	🕬= Variables 🛿 🔏 Breakpoints 🜊 CUDA 🔐 Registers 🛋 Modules	- 0
▼ ⓒ webinar2 [C/C++ Application]			🏝 🐗 🖃 💣 🗙 🔆 📑 🔽
∀ West Process [webinar2] [5089] [cores: 14] √ A Thread [1] 5000 [core: 14] (Curperded, Preakpoint)			
✓ if Thread [1] 5089 [core: 14] (Suspended : Breakpoint) ≡ main() at vectorAdd.cu:49 0x40261d			
gdb			
vectorAdd.cu 🕱	- 0	BE Outline 🕱	
44 */		l stdio.h	- + Z ~ ~ TK -
<pre>45@ int 46 main(void) 47 { 48 // Error code to check return values for CUDA calls</pre>		 cuda_runtime.h vectorAdd(const float*, const float*, float*, int) : void main(void) : int 	
📮 Console 🛱 🏼 🖉 Tasks 🖹 Problems 💽 Executables 🔋 Memory		🔳 🗶 🔆 🗎 🖬	1 JI E 🖉 🛃 📮 🗸 🗖 🗖
<pre>webinar2[C/C++ Application]gdb Coalescing of the CUDA commands output is off. [Thread debugging using libthread_db enabled] Using host libthread_db library "/lib64/libthread_db.so.1". </pre>	m		=
] 0*]	





	/src/vectorAdd.cu - Nsight		×
File Edit Source Refactor Navigate Search Project Run Window Help			
] 🗂 ヾ 🔛 💿 🚔 🐔 ヾ 📾] 券 ヾ O ヾ 😪 ヾ Q₄ ヾ] 🔪 ▶ □ = 🙌 ≫. ⊙? 😥	토 호] 🥭 🖋 🖌] 🥒] 월 🕤 원	~ 🌾 🔶 · 🖒 ·	🖹 🖌 "
🅸 Debug 🕱 🍡 🖗 🗱 🚺	▽ 🗖 🗖 🕬= Variables 🕱 🔏 Breakpoir	nts 👩 CUDA 🕮 Registers 🛋 Modules	
▼ © webinar2 [C/C++ Application]			£: +4 ⊟ \$* × ¾ 🖬 🗹 🏹
▽ 🎲 Host Process [webinar2] [5089] [cores: 14]	Name	Туре	Value
▽ 🔊 Thread [1] 5089 [core: 14] (Suspended : Step)	(x)= err	cudaError t	cudaSuccess
≡ main() at vectorAdd.cu:55 0x40263b	⇔= numElements	int	50000
📓 gdb	(x)= size	size t	200000
	▷ ⇒ h_A	float *	0x44be05 <libc_csu_init+69></libc_csu_init+69>
	▷ ⇒ d_B	float *	0x4127c3 <global constructors="" key€<="" td=""></global>
	(x)= threadsPerBlock	int	0
	▷ ➡ h_B	float *	0x32b1e0fba0
	▷ ⇒ d_C	float *	0x402e0f <sticudaregisterall td="" 🗸<=""></sticudaregisterall>
		Ш	>
ि vectorAdd.cu ध	🗖 🗖 🗄 Outline 🎬 Disassembly 🛿	Enter location here	V 2 🟠 🔄 💽 📬 💌 🗖 🗖
<pre>47 { 48 // Error code to check return values for CUDA calls 49 cudaError_t err = cudaSuccess; 50 50 51 52 // Print the vector length to be used, and compute its size 52 int numElements = 50000; 53 size t size = numElements * sizeof(float); 54 size t size = numElements * sizeof(float); 55 printf("[Vector addition of %d elements]\n", numElements); 56 // Allocate the host input vector A 58 float *h_A = (float *)malloc(size); 59 50 50 50 50 50 50 51 52 55 55 55 55 55 55 55 55 55 55 55 55</pre>			
📮 Console 🕱 🖉 Tasks 🕵 Problems 💽 Executables 🏮 Memory		x ×	
webinar2 [C/C++ Application] webinar2			
	111		=
		1	

GPU / CPU Threads, Call Stacks



Debug - webinar2/src/veg	torAdd.cu - Nsight _
File Edit Source Refactor Navigate Search Project Run Window Help	
] 🗗 → 🗐 🚳 🍫 → 🚱 → 🥵 → 🚱 → 🖓 → 💷 🚳 👘 → 😭	[❷ ৵ ·] ♪] ♪ · ▷ · ↔ ↔ ↔ ·
🕸 Debug 🕱 📝 👘 🔻 🖓 👔 👔 👘 😤 🗖 🗖	🕬= Variables 💁 Breakpoints 🜊 CUDA 😫 🔛 Registers 🛋 Modules 🛛 🖈 🗎 🖻 🙀 🏹 🖓
 All Kernel Threads (196 Blocks of 256 Threads) [®] Host Process [webinar2] [5819] [cores: 7,12] [¶] gdb 	> (a) (0,0) SM 12 256 threads of 256 are running > (a) (1,0,0) SM 11 256 threads of 256 are running > (a) (2,0,0) SM 10 256 threads of 256 are running > (a) (3,0,0) SM 9 256 threads of 256 are running > (a) (4,0,0) SM 8 256 threads of 256 are running > (a) (5,0,0) SM 7 256 threads of 256 are running > (a) (6,0,0) SM 6 256 threads of 256 are running > (a) (7,0,0) SM 5 256 threads of 256 are running
<pre> vectorAdd.cu % C cudbgGetAPIVersion() at 0x7fff77f65a8 int i = blockDim.x * blockIdx.x + threadIdx.x; if (i < numElements) { 37</pre>	B: Outline Disassembly X2 Enter location here
🔄 Console 🕱 🧔 Tasks 🖹 Problems 📀 Executables 🔋 Memory	■ × 🔆 🗟 🗗 🖉 🖬 🕶 🗖 × 🗂 × 🧮
webinar2[C/C++ Application]webinar2 [Vector addition of 50000 elements] Copy input data from the host memory to the CUDA device CUDA kernel launch with 196 blocks of 256 threads	





- CUDA Integrated Development Environment
 - Project Management
 - Edit
 - Build
 - Debug
 - Profile



CUDA Profiler



- Unified GPU / CPU profiler
- Visualize GPU / CPU interactions Identify GPU utilization and efficiency bottlenecks
- View low-level counters and metrics
- Multi-GPU support
- Automated application analysis identifies optimization opportunities
- Online documentation gives direction on how to exploit opportunities to get performance improvement

Unified GPU / CPU Timeline



File Edit Navigate Search	Project Run Window Help				
📬 🖌 🔛 👒 🗁 🗞 🕤	ਛ] 9: • 9. •] ⊘ ≁ •] ఓ ~ 친 ~ 🍄 수 • 수 ·			🗈 🗸 "
🖻 vectorAdd.cu 🛛 🔍 *webina	ar2 🕱			Properties 🛿	<u> </u>
II, II, I,	K S			[0] Tesla K20c	
				GPU UUID	GPU-05b02ced-68b0-6
	S	0.25 s 0.5 s	0.75 s		
Process "webinar2" (9417)				Session	823.071 ms (823,070,5
Thread 917743392			aude Davies Depart	Compute/Memcpy	0.061
Runtime API		cudaMalloc	cudaDeviceReset		=
Profiling Overhead			III 1	Kernel/Memcpy	
[0] Tesla K20c		I II =		Memcpy/Memcpy	0%
Context 1 (CUDA)				✓ Attributes	
- T MemCpy (HtoD)				Compute Capability	3.5
- T MemCpy (DtoH)				✓ Maximums	
 Compute 				Threads per Block	1024
└ 🍸 100.0% vectorAd				Shared Memory per Block	48 KiB
 Streams 				Registers per Block	65536
Default				Grid Dimensions	[2147483647, 65535,
				Block Dimensions	[1024, 1024, 64]
				Warps per Multiprocessor	64
				Blocks per Multiprocessor	16
					10 2 5 2 2 5 1 2 2 1
🖬 Analysis 🕱 🗔 Details 🖪	Console				- 8
E E Reset	t All 👊 Analyze All	Results			
		& Low Compute / Memcpy Efficiency	[6.24 μs / 102.816 μs = 0.061]		
To enable kernel analysis stage kernel instance in the timeline		The amount of time performing compute i	s low relative to the amount of time required for memop	¢.	More
Application		Low Memcpy/Compute Overlap [0	$ns / 6.24 \ \mu s = 0\%$]		
Data Movement And Conc	urrency 🥝		being performed in parallel with compute is low.		More
Compute Utilization		Low Kernel Concurrency [0 ns / 6.2 The percentage of time when two kernels			More
			, , , , , , , , , , , , , , , , , , ,		<u>Horem</u>
Kernel Performance	🖳 🖉 🛛	Low Memcpy Overlap [0 ns / 32.51]	2 µs = 0%] (copies are being performed in parallel is low.		More
L		the percentage of time when two memory	copies are being performed in parallel is 10w.		More

Analysis Documentation



Results			
δ Low Compute / Memcpy Efficiency [6.24 μs / 102.816 μs = 0.061]			
The amount of time performing compute is low relative to the amount of time required for memcpy.	More		
Δ Low Memcpy/Compute Overlap [0 ns / 6.24 μs = 0%]			
The percentage of time when memcpy is being performed in parallel with compute is low.	More		
δ Low Kernel Concurrency [0 ns / 6.24 μs = 0%]			
The percentage of time when two kernels are being executed in parallel is low.	More		
δ Low Memcpy Overlap [0 ns / 32.512 μs = 0%]			
The percentage of time when two memory copies are being performed in parallel is low.	More		

⊞ 🧇 Workbench User Guide □ 🗐 CUDA C Best Practices Guide

1. Assessing Your Application

🗉 🕼 2. Heterogeneous Computing

If 6. Getting the Right Answer
 7. Optimizing CUDA Applications

3. Application Profiling
 4. Parallelizing Your Application

🗄 🖽 8. Performance Metrics

9.3. Allocation

12. Control Flow

III. Instruction Optimization

🗉 🚅 15. Preparing for Deployment

B. nvcc Compiler Switches

B ♥ Profiler User's Guide
B ♥ RSE User Guide

E CUDA C Programming Guide
Guide CUDA C Programming Guide

9. Memory Optimizations

🗉 🖾 9.2. Device Memory Spaces

13. Deploying CUDA Applications

Image: Interpretation of the second secon

🗉 🌳 Nsight, Eclipse Edition User Guide

A. Recommendations and Best Practices

🗉 🕼 10. Execution Configuration Optimizations

🗉 醚 9.1. Data Transfer Between Host and Device

14. Understanding the Programming Environment

🗉 🚅 5. Getting Started

🗄 🔟 Preface

9.1. Data Transfer Between Host and Device

The peak theoretical bandwidth between the device memory and the GPU is much higher (177.6 GB/s on the NVIDIA Tesla M2090, for example) than the peak theoretical bandwidth between host memory and device memory (8 GB/s on the PCIe x16 Gen2). Hence, for best overall application performance, it is important to minimize data transfer between the host and the device, even if that means running kernels on the GPU that do not demonstrate any speedup compared with running them on the host CPU.

Note: High Priority: Minimize data transfer between the host and the device, even if it means running some kernels on the device that do not show performance gains when compared with running them on the host CPU.

Intermediate data structures should be created in device memory, operated on by the device, and destroyed without ever being mapped by the host or copied to host memory.

Also, because of the overhead associated with each transfer, batching many small transfers into one larger transfer performs significantly better than making each transfer separately, even if doing so requires packing non-contiguous regions of memory into a contiguous buffer and then unpacking after the transfer.

Finally, higher bandwidth between the host and the device is achieved when using page-locked (or pinned) memory, as discussed in the CUDA C Programming Guide and the Pinned Memory section of this document.

9.1.1. Pinned Memory

Page-locked or pinned memory transfers attain the highest bandwidth between the host and the device. On PCIe x16 Gen2 cards, for example, pinned memory can attain roughly 6GB/s transfer rates.

Pinned memory is allocated using the cudaHostAlloc() functions in the Runtime API. The bandwidthTest CUDA Sample shows how to use these functions as well as how to measure memory transfer performance.

For regions of system memory that have already been pre-allocated, cudaHostRegister() can be used to pin the memory on-the-fly without the need to allocate a separate buffer and copy the data into it.


Pinned memory should not be overused. Excessive use can reduce overall system performance because pinned memory is a scarce resource, but how much is too much is difficult to know in advance. Furthermore, the pinning of system memory is a heavyweight operation compared to most normal system memory allocations, so as with all optimizations, test the application and the systems it runs on for optimal performance parameters.

Power profiling using nvidia-smi



nvidia-smi -q -d POWER -i 0 -l 1 -f out.log

- -q, --query Display GPU or Unit info
- -d TYPE, --display=TYPE Display only selected information: MEMORY, UTILIZATION, ECC, TEMPERATURE, POWER, CLOCK, COMPUTE...
- -i, --id=ID Display data for a single specified GPU or Unit.
- -f FILE, --filename=FILE Redirect query output to the specified file in place of the default stdout. The specified file will be overwritten.



Power Consumption GPU (Watts)



Live Demo



HPP: FPGA





- Programmability is an issue
 - Hardware Description Languages (HDLs) are complexe
 - At Register transfer level (RTL) abstraction
 - Designer needs to :
 - Create Custom Memory Hierarchies
 - Manage Communication with PC
 - Create PC side SW that plays nice with all this






- Unified programming model
 - More accessible to the software developpers
 - Host CPU-FPGA communication
 - C based programming language
 - Memory Hierarchy auto generated
 - Potential to integrate existing VHDL/Verilog IP

OpenCL for FPGA






White Paper: Implementing FPGA Design with the OpenCL Standard (Figure 4)

The AOCL FPGA Programming Flow





AOCL design flow steps



1. Intermediate compilation (aoc –c [-g] <*your_kernel_filename*>.cl)

- Checks for syntatic errors
- Generates a .aoco file without building the hardware configuration file
- Generate estimated resource usage summary <your_kernel_filename>.log

2. Emulation (aoc -g <your_kernel_filename>.cl)

- The AOCL Emulator generates a .aocx file that executes on x86-64 Windows or Linux host
- Assess the functionality of your OpenCL kernel

3. **Profiling (aoc --profile <your_kernel_filename>.cl)**


- aocl report <your_kernel_filename>.aocx profile.mon
- Instruct the Altera Offline Compiler to instrument performance counters in the Verilog code in the **.aocx** file
- During execution, the performance counters collect performance information which you can then review in the Profiler GUI.

4. Full deployment

- Execute the .aocx file on the FPGA

OpenCL Overview






White Paper: Implementing FPGA Design with the OpenCL Standard (Page: 7)

Nallatech 385 Hardware Overview





- The key features of the 385 include:
 - PCI Express form factor
 - 8-lane PCI Express up to 3.0 host interface1
 - FPGA options
 - Altera Stratix-V 5SGXMA7H2F35C2N
 - Altera Stratix-V 5SGSMD5H2F35C2N
 - Two 10G LAN/WAN/FC Ethernet channels accessed via two SFP+ ports2
 - Two banks of SDRAM memory, each bank with 4GByte, x72, DDR3 SDRAM running at 1600 MT/s

BSP and Altera SDK for OpenCL



• Four layers of the Altera Software Development Kit (SDK) for OpenCL :

Runtime (OpenCL API)

HAL for memory transfers and kernel launches

MMD layer for raw read and write operations

Kernel mode driver for accessing communication medium

Board Hardware

- The Nallatech OpenCL BSPs provide a memory-mapped device (MMD) layer necessary for communication with the accelerator board and the lower level kernel mode driver.
- All other upper software layers are provided by the Altera SDK for OpenCL installation.

Linux Vector Addition Walkthrough



- Step 1 Compile
 - aoc –v --board p395_hpc_ab vectorAdd.cl
- Step 2 Build the Host code
 - make
- Step 3 Execute
 - ./vector_add
- Generated files:
 - vectorAdd.log kernel compilation with estimated resource usage and Qsys generation.
 - quartus_sh_compile.log Quartus tools build log for generating the actual FPGA hardware aocx file.
 - acl_quartus_report.txt Final results for the generated design including final resource usage figures.

Power consumption reading



- Note that this requires that you have already opened the card using the normal opencl SDK routines (i.e. in init_opencl in this case).
- **aocl_mmd_card_info**("acl0", AOCL_MMD_POWER, sizeof(float),(void*) &power, &returnedSize);
- printf("before run Power = %f W\n", power);
- aocl_mmd_card_info("acl0", AOCL_MMD_BOARD_UNIQUE_ID, sizeof(int), (void*) & uniqueId, & returnedSize);
- printf("Board Unique ID = %d\n", uniqueId);

```
[root@HPPPrototype bin]# ./matrix mult
Matrix sizes:
  A: 2048 x 1024
  B: 1024 x 1024
  C: 2048 x 1024
MMD ERROR: MMD must be opened before calling aocl mmd card infoInitializing OpenCL
Platform: Altera SDK for OpenCL
Using 1 device (s)
  p385 hpc a7 : PCIe385n
Using AOCX: matrixMult.aocx
Reprogramming device with handle 1
Generating input matrices
before run Power = 17.894531 W
Board Unique ID = 7802811
About to call run
Launching for device 0 (global size: 1024, 2048)
During run Power = 18.947571 W
Time: 38.713 ms
Kernel time (device 0): 38.594 ms
Throughput: 110.94 GFLOPS
Computing reference output
Verifying
Verification: PASS
after run Power = 18.063171 W
```



Live Demo

Project status



Status (12 universities selected 18 systems G1, 7 universities selected 8 G2)

- o Assembled, cloned, tested and shipped 18/18 units
- \circ (1) Quick start guide : Heterogeneous Parallel Platform (HPP)
- Introduction to the HPP-Heterogeneous Parallel Platform: A combination of Multicores, GPUs, FPGAs and Many-cores accelerators (August 26th)

In progress

- \circ (2) User Guide: Performance and Power profiling for the HPP
- Programming models, performance and power profiling for the HPP-Heterogeneous Parallel Platform (December 2nd)
- Next (Webinars series for the HPP)
 - Computer vision using OpenCV/OpenCL targeting the HPP- Heterogeneous Processing Platform (January 13th)

Workshop on Heterogeneous Computing Platforms (Scope)



Location: Toronto

Date: TBD (February 15 - February 19, 2016)

- Objective
- Bring researchers from academia and expert from industry to discuss about heterogeneous computing and explore collaboration opportunities

Technical session: presentations

- Applications and Algorithms
- Software stack and tools
- Heterogeneous systems Architecture

Breakout session: Discuss and report

- What are the next generation platforms specifications?
 - What is the ranked list of platform features that would enable this research?
- What are the key research problems that needs acceleration?
- What are the top three barriers preventing access and effective use of these platforms?
- What are the challenges and Opportunities
- What barriers could CMC help lower ?
- What would enable and encourage a vibrant community of researchers sharing platform configuration files and other knowledge?
- Any other feedback and guidance





Yassine Hariri Hariri@cmc.ca

