

Webinar II

HPP-Heterogeneous Processing Platform

Programming Models, Performance and Power Profiling for the HPP

Yassine Hariri
Senior Engineer, Platform Design
Hariri@cmc.ca

Hugh W. Pollitt-Smith
Senior System Design Engineer
Pollitt-smith@cmc.ca

Agenda



- Overview
- emSYSCAN Development Systems Update
- HPP: Heterogeneous processing platform
- HPP GPU
 - GPU Programming
 - Libraries, OpenACC and Programming languages
 - CUDA Development Using NVIDIA Nsight, Eclipse Edition
 - Project Management, Edit, Build, Debug and Profile
 - Power profiling using nvidia-smi
 - Live demo
- HPP FPGA
 - OpenCL for FPGA
 - The AOCL FPGA Programming Flow
 - Power and performance profiling
 - Live demo
- HPP schedule
- Heterogeneous processing workshop

EMSYSCAN DEVELOPMENT SYSTEMS UPDATE

Embedded Systems Canada (emSYSCAN)

\$54M investment in Canada's National Design Network

37+ universities, 250+ faculty, 5 years



Microsystems Rapid-Prototyping, Characterization and Integration Labs

4 Universities:

- UBC
- U Manitoba
- Queen's
- École Polytechnique




Multi-Technology Design Environment

- System architecture exploration
- Multi-technology simulation
- Design of custom devices for manufacturing

Development Systems

- System validation and proof-of-concept demonstration



Real-Time Embedded Software Lab

University of
Waterloo

- Design, analysis, debug of real-time software on next-generation processor systems



Common, Shared Platforms
Interconnected Community of Users
Knowledge Repository
Centralized Management & Operations



12/16/2015

Development Systems for Proof of Concept



Images courtesy of National Instruments, Xilinx, BEEcube, NVIDIA

National Research Platform: Enriched Projects; Results Sooner



- Common set of programmable research platforms with proof of concept features
- Pooled equipment timeshared among users
- Sharing of knowledge on equipment usage
- Adaptive over time in terms of equipment quantities and equipment features
- Large community of users, institutions
- Leveraged industrial partners (e.g., STMicro.)

National project scope and sizeable outcomes enabled by centralized project implementation and management by CMC Microsystems

Installation and usage



- Shared access systems can be accessed at no charge but require Designer level subscription
 - Subscription provides access to support, tools, reference designs, forums, workshops, travel, select/swap, training, additional discounts
- Systems delivered on site, remote access
- Designated Development System coordinator(s) at each site
 - Communicate institutional needs for purchase specifications
 - Local advocate, information source
 - Encourage participation in National Project

emSYSCAN Development Systems delivered (Gen1)



- Embedded Systems Platform:
 - Xilinx ML605, Altera DE4-530
- Advanced Processing Platform
 - BEEcube BEE3, BEE4, miniBEE
- Software-Defined Radio Platform
 - BEEcube miniBEE, RF daughtercard
- Simulation Acceleration Platform
 - Nallatech P385-D5 (Altera Stratix V, OpenCL)
- Multiprocessor Array Platform
 - NVIDIA Tesla K20 GPU
 - Intel Xeon Phi
- Microsystems Integration Platform
 - National Instruments PXI-based, FPGA, MEMS, microfluidics, RF, photonics features

NDN Development Systems Community



<https://community.cmc.ca/community/development-systems>



Welcome, Guest

Login

Home



Browse



Search

More documents in Development Systems



Development Systems National Catalog

Version 19

created by [hugh](#) on Jun 20, 2012 2:30 PM, last modified by [hugh](#) on Jan 18, 2013 12:34 PM

The following Development Systems have been delivered to the National Design Network (NDN) for shared access. The designated Coordinator/Contact can provide additional details on availability and how to access:

System Product	Location/University	Quantity	Coordinator/Contact
BEEcube BEE3 (Advanced Processing Platform)			
	CMC Microsystems (online access)	2	Hugh Pollitt-Smith
	McMaster University	1	Dr. Nicola Nicolici
	University of Guelph	1	Dr. Stefano Gregori
	McGill University	1	Dr. Zeljko Zilic
	University of New Brunswick	1	Dr. Kenneth Kent
	University of Saskatchewan	1	Dr. Seok-Bum Ko
	Université du Québec à Chicoutimi	1	Dr. Hung-Tien Bui
	Université du Québec à Trois-Rivières	1	Dr. Adel Omar Dahmane
	Université du Québec à Outaouais	1	Dr. Ahmed Lakhssassi
	University of Windsor	1	Dr. Rashid Rashidzadeh

Actions


More Like This

- [Introductory setup instructions for the BEEcube miniBEE](#)
- [Advanced Processing Platform \(BEE3\) Design Environment](#)
- [Development Systems Inventory](#)
- [Advanced Processing Platform](#)
- [Setup Information for the HP Z400 workstations \(ML605, DE4-530, BEE3\)](#)

Upcoming emSYSCAN Development Systems deployments



- Embedded Systems Platform
 - Xilinx Virtex-7, Ultrascale, Zynq options
 - Altera Arria 10 and Arria 10 SoC options
 - Shipping Q1 2016
- Advanced Processing Platform
 - RFP currently in evaluation
 - Shipping Q1/Q2 2016
- Software-defined Radio
 - BEEcube nano/megaBEE (2x2 up to 16x16 MIMO options)
 - Shipping Q1 2016



Canada's National Design Network – ADEPT Management & Operations

Includes software procurement, configuration, installation and delivery. Access and utilization management, engineering/technical support. Cybersecurity installations, secure testbed assistance and demonstrations. Train-the-trainer events. Advisory Group coordination. Governance, reporting, legal and financial administration.

Train-the-trainer events.

HPP Distribution



- Based on Development Systems Coordinator consultations in April 2014:
 - Generation 1 (2014/15): 18 systems
 - USask, UQTR, Outaouais, McGill, York, Windsor, Waterloo, Western, Ottawa, Ryerson, RMC, Victoria
 - Generation 2 (2016/17): 12 systems
 - Memorial, Guelph, McMaster, Toronto, Polytechnique, UQTR, Outaouais



CMC
MICROSYSTEMS



HPP: HETEROGENEOUS PROCESSING PLATFORM

HPP main components



- The HPP workstation integrates the following main components:
 - Dual core Intel Xeon E5-2620 V3
 - NVidia GPU (Tesla K20)
 - FPGA board (Nallatech P385-A72).
 - Xeon Phi 7120A
- Key Platform Benefits
 - Customizability: Select the right mix of accelerators for your application
 - Greater flexibility for HW/SW exploration
 - Scalability: Create one node and scale up by adding more nodes
 - Fast automated setup and configuration
 - Faster path to commercialization
 - Technical support and training from CMC Microsystems

HPP fully installed system



HPP Pre-Installed Software Components



These software components required by the HPP are pre-installed on the workstation:

- RedHat Enterprise Linux 6.6 (Kernel version: 2.6.32-504.el6.x86_64)
- Java Runtime Environment (JRE)
- gcc compiler and toolchain

Accelerator	Software and tools
GPU Tesla K20	<ul style="list-style-type: none">• NVIDIA CUDA 7 Toolkit
Nallatech FPGA P385	<ul style="list-style-type: none">• Altera Quartus 15.0, Altera SDK for OpenCL 1.0• Nallatech FPGA P385 Board Support Package
Xeon Phi 7120a	<ul style="list-style-type: none">• Intel Manycore Platform Software Stack (MPSS) 3.5.1 for Linux• Intel Parallel Studio XE 2015, Professional Studio for C++, Linux version

HPP: GPU

Applications

Libraries

OpenACC
Directives

Programming
Languages

Applications

Libraries

OpenACC
Directives

Programming
Languages

- **Ease of use:** Deep knowledge of GPU programming is not required
- **“Drop-in”:** Standard APIs, minimal code changes
- **Quality:** High-quality implementations
- **Performance:** NVIDIA libraries are highly optimized

CUDA Libraries Ecosystem



- CUDA Tools and Ecosystem described in detail on NVIDIA Developer Zone:

developer.nvidia.com/cuda-tools-ecosystem

The screenshot displays the NVIDIA Developer Zone website. The top navigation bar includes links for Log In, Feedback, and New Account, along with a search bar. The main content area is titled "GPU-Accelerated Libraries" and features a grid of library cards. Each card includes an icon, a title, and a brief description. The libraries shown are:

- cuFFT**: NVIDIA CUDA Fast Fourier Transform Library (cuFFT) provides a simple interface for computing FFTs up to 10x faster, without having to develop your own custom GPU FFT implementation.
- cuBLAS**: NVIDIA CUDA BLAS Library (cuBLAS) is a GPU-accelerated version of the complete standard BLAS library that delivers 6x to 17x faster performance than the latest MKL BLAS.
- CULA**: GPU-accelerated linear algebra library by EM Photonics, that utilizes CUDA to dramatically improve the computation speed of sophisticated mathematics.
- MAGMA**: A collection of next gen linear algebra routines. Designed for heterogeneous GPU-based architectures. Supports current LAPACK and BLAS standards.
- IMSL Fortran Numerical Library**: Developed by RogueWave, a comprehensive set of mathematical and statistical functions that offload work to GPUs.
- cuSPARSE**: NVIDIA CUDA Sparse (cuSPARSE) Matrix library provides a collection of basic linear algebra subroutines used for sparse matrices that delivers over 8x performance boost.
- CUSP**: NVIDIA CUSP A GPU accelerated Open Source C++ library of generic parallel algorithms for sparse linear algebra and graph computations. Provides an easy to use high-level interface.
- ArrayFire**: AccelerEyes ArrayFire Comprehensive GPU function library, including functions for math, signal and image processing, statistics, and more. Interfaces for C, C++, Fortran, and Python.
- cuRAND**: NVIDIA cuRAND The CUDA Random Number Generation library performs high quality GPU-accelerated random number generation (RNG) over 8x faster than typical CPU only code.
- NPP**: NVIDIA NPP NVIDIA Performance Primitives is a GPU accelerated library with a very large collection of 1000s of image processing functions.
- Math Library**: NVIDIA CUDA Math Library An industry proven, highly accurate collection of standard mathematical functions, providing high performance GPU acceleration.
- Thrust**: A powerful, open source library of parallel algorithms and data structures. Perform GPU-accelerated sort, scan, transform, and reductions.

On the right side of the page, there is a "QUICKLINKS" section with links to the NVIDIA Registered Developer Program, Registered Developers Website, NVDeveloper (old site), CUDA Newsletter, CUDA Downloads, CUDA GPUs, Get Started - Parallel Computing, CUDA Spotlights, and CUDA Tools & Ecosystem. Below this is a "FEATURED ARTICLES" section with a featured article titled "INTRODUCING NVIDIA NSIGHT VISUAL STUDIO EDITION 2.2, WITH LOCAL SINGLE GPU CUDA DEBUGGING!". At the bottom right is a "LATEST NEWS" section with links to "OpenACC Compiler For \$199", "Introducing NVIDIA NSight Visual Studio Edition 2.2, With Local Single GPU CUDA Debugging!", "CUDA Spotlight: Lorena Barba, Boston University", "Stanford To Host CUDA On Campus Day, April 13, 2012", and "CUDA Spotlight: [unintelligible]".


Applications

Libraries

OpenACC
Directives

Programming
Languages

OpenACC Directives



Applications

Libraries

OpenACC
Directives

Programming
Languages

GPU Programming Languages



- Numerical analytics: MATLAB, Mathematica, LabVIEW
- Fortran: OpenACC, CUDA Fortran
- C: OpenACC, CUDA C
- C++: Thrust, CUDA C++
- Python: PyCUDA, Copperhead

HPP GPU : CUDA DEVELOPMENT USING NVIDIA NSIGHT, ECLIPSE EDITION

NVIDIA® Nsight™ Eclipse Edition



- **CUDA Integrated Development Environment**
- **Project Management**
- **Edit**
- **Build**
- **Debug**
- **Profile**




Powered By Eclipse



- Extensible via robust selection of open-source and commercial plugins
- Revision control: CVS, SVN, Git, Perforce, ...
- Issue tracking
- ...
- Strong cross-platform support
- Nsight Eclipse Edition available for Linux and Mac OSX



Included In CUDA Toolkit



NVIDIA® Nsight™ Eclipse Edition



- CUDA Integrated Development Environment
 - **Project Management**
 - Edit
 - Build
 - Debug
 - Profile



Nsight Project Support




- **CUDA C / C++**
- **Project Types**
 - Executable
 - Shared Library
 - Static Library
- **New vs. Existing**
 - New project, build managed by Nsight
 - Existing project, Nsight can use your Makefile

Creating A New CUDA Project



The image is a composite of three screenshots from the CMC IDE illustrating the process of creating a new CUDA project. The top-left screenshot shows the 'File' menu with 'New' selected, and a blue arrow pointing to 'CUDA C/C++ Project'. The top-right screenshot shows the 'New CUDA C/C++ Project' dialog box with 'Project name' set to 'webinar2', 'Use default location' checked, and 'Location' set to '/root/cuda-workspace/example/webinar2'. The bottom screenshot shows the 'Select the CUDA Sample' dialog box with 'Samples install location' set to '/usr/local/cuda-7.0/samples', 'Simple' selected in the 'Template using CUDA Runtime' list, and 'Vector Addition' selected in the 'Unified Memory Streams' list. The dialog also includes a description of the sample and navigation buttons at the bottom.

Nsight main window after creating a new project



- **CUDA Integrated Development Environment**
 - Project Management
 - **Edit**
 - Build
 - Debug
 - Profile



- CUDA-aware syntax highlighting
- Host / Device code highlighting
- Smart code assist
- As-you-type error detection
- CUDA API documentation pop-ups
- Automatic code refactoring

```
128 // Launch the Vector Add CUDA Kernel
129 int threadsPerBlock = 256;
130 int blocksPerGrid = (numElements + threadsPerBlock - 1) / threadsPerBlock;
131 printf("CUDA kernel launch with %d blocks of %d threads\n", blocksPerGrid, threadsPerBlock);
132 vectorAdd<<<blocksPerGrid, threadsPerBlock>>>(d_A, d_B, d_C, numElements);
133
134 /**
135  * CUDA Kernel Device code
136  *
137  * Computes the vector addition of A and B into C. The 3 vectors have the same
138  * number of elements numElements.
139  */
140 __global__ void
141 vectorAdd(const float *A, const float *B, float *C, int numElements)
142 {
143     int i = blockDim.x * blockIdx.x + threadIdx.x;
144     if (i < numElements)
145
146         etErrorString(err));
```

- CUDA Integrated Development Environment
 - Project Management
 - Edit
 - **Build**
 - Debug
 - Profile



- **Full CUDA toolchain support**
 - All nvcc features
 - Debug, release, and custom build configurations
- **Dependent project support**
 - Static libraries
 - Shared libraries
 - Manages all build dependencies
- **Source-correlated error reporting**

Build Error Reporting



```
01 float *d_A = NULL;
02 err = cudaMalloc((void **)&d_A, size, 3);
03
04 if (err != cudaSuccess) {
05     fprintf(stderr, "Error allocating device memory for vector A: %s\n", cudaGetErrorString(err));
06     exit(EXIT_FAILURE);
07 }
08
09 // Allocate the device input vector B
10 float *d_B = NULL;
11 err = cudaMalloc((void **)&d_B, size);
12
13
```

Problems Tasks Console Properties Debug Analysis

CDT Build Console [webinar2]

```
../src/vectorAdd.cu(82): error: no instance of overloaded function "cudaMalloc" matches the argument list
argument types are: (void **, size_t, int)
```

```
1 error detected in the compilation of "/tmp/tmpxft_000010d7_00000000-10_vectorAdd.compute_50.cupl.ii".
make: *** [src/vectorAdd.o] Error 2
```

Run Application

The screenshot shows the Nsight IDE interface. The main editor window displays the source code for 'vectorAdd.cu'. The code includes a loop for calculating h_B[i], a comment for allocating device input vector A, and a memory allocation using cudaMalloc. It also includes error handling for allocation failure. The Project Explorer on the left shows the project structure with 'webinar2' as the active project. The Outline window on the right lists the included headers (stdio.h, cuda_runtime.h) and the functions (vectorAdd, main). The bottom console window shows the execution output, indicating a successful test run. The status bar at the bottom indicates the file is 'Writable', 'Smart Insert' is active, and the cursor is at line 67, column 32.


```
C/C++ - webinar2/src/vectorAdd.cu - Nsight
File Edit Source Refactor Navigate Search Project Run Window Help
[Icons]
Project Explorer
webinar2
  Binaries
  Includes
  src
    vectorAdd.cu
  Debug
vectorAdd.cu
77     h_B[i] = rand()/(float)RAND_MAX;
78   }
79
80   // Allocate the device input vector A
81   float *d_A = NULL;
82   err = cudaMalloc((void **)&d_A, size);
83
84   if (err != cudaSuccess)
85   {
86     fprintf(stderr, "Failed to allocate device vector A (error code %s)!\n", cudaGetErrorString(err));
87     exit(EXIT_FAILURE);
88   }
89
Outline
Make Target
stdio.h
cuda_runtime.h
vectorAdd(const float*, const float*, float*, int) : void
main(void) : int
Problems Tasks Console Properties Debug Analysis
<terminated> webinar2 [C/C++ Application] /root/cuda-workspace/example/webinar2/Debug/webinar2 (11/29/15 4:47 PM)
[Vector addition of 50000 elements]
Copy input data from the host memory to the CUDA device
CUDA kernel launch with 196 blocks of 256 threads
Copy output data from the CUDA device to the host memory
Test PASSED
Done
Writable Smart Insert 67 : 32
```

- **CUDA Integrated Development Environment**
 - Project Management
 - Edit
 - Build
 - **Debug**
 - Profile




- **Unified CPU / GPU Debugging**
 - Simultaneous visibility into both CPU and GPU state
 - Multi-GPU support
- **Full GPU debugging**
 - Set kernel breakpoints
 - Single-step, run until, etc.
 - View variables, registers, and expression values across multiple GPU threads at the same time
 - Examine thread, warp, block state
 - Source and assembly level debugging

Add a break point in the code



```
31 _global_ void  
32 vectorAdd(const float *A, const float *B, float *C, int numElements)  
33 {  
34     int i = blockDim.x * blockIdx.x + threadIdx.x;  
35  
36     if (i < numElements)  
37     {  
38         C[i] = A[i] + B[i];  
39     }  
40 }
```

GPU / CPU Threads, Call Stacks



Stepping



Debug - webinar2/src/vectorAdd.cu - Nsight

File Edit Source Refactor Navigate Search Project Run Window Help

Debug

webinar2 [C/C++ Application]
Host Process [webinar2] [5089] [cores: 14]
Thread [1] 5089 [core: 14] (Suspended : Step)
main() at vectorAdd.cu:55 0x40263b
gdb

vectorAdd.cu

```
47 {  
48     // Error code to check return values for CUDA calls  
49     cudaError_t err = cudaSuccess;  
50  
51  
52     // Print the vector length to be used, and compute its size  
53     int numElements = 50000;  
54     size_t size = numElements * sizeof(float);  
55     printf("[Vector addition of %d elements]\n", numElements);  
56  
57     // Allocate the host input vector A  
58     float *h_A = (float *)malloc(size);  
59 }
```

Variables Breakpoints CUDA Registers Modules

Name	Type	Value
err	cudaError_t	cudaSuccess
numElements	int	50000
size	size_t	200000
h_A	float *	0x44be05 <__libc_csu_init+69>
d_B	float *	0x4127c3 <global constructors key>
threadsPerBlock	int	0
h_B	float *	0x32b1e0fa0
d_C	float *	0x402e0f <__sti__cudaRegisterAll>

Outline Disassembly

Enter location here

```
00000000040261d: movl $0x0, -0x48(%rbp)  
000000000402624: movl $0xc350, -0x44(%rbp)  
00000000040262b: mov -0x44(%rbp), %eax  
00000000040262e: cltq  
000000000402630: shl $0x2, %rax  
000000000402634: mov %rax, -0x40(%rbp)  
000000000402638: mov -0x44(%rbp), %eax  
00000000040263b: mov %eax, %esi  
00000000040263d: mov $0x44bed0, %edi  
000000000402642: mov $0x0, %eax  
000000000402647: callq 0x401ea0 <printf@plt>  
00000000040264c: mov -0x40(%rbp), %rax  
000000000402650: mov %rax, %edi
```

Console Tasks Problems Executables Memory

webinar2 [C/C++ Application] webinar2

GPU / CPU Threads, Call Stacks



Debug - webinar2/src/vectorAdd.cu - Nsight

File Edit Source Refactor Navigate Search Project Run Window Help

Debug ▾

- webinar2 [C/C++ Application]
 - vectorAdd [0] [device 0 (GK110)] (Breakpoint)
 - CUDA Thread (0,0,0) Block (0,0,0)
 - All Kernel Threads (196 Blocks of 256 Threads)
 - Host Process [webinar2] [5819] [cores: 7,12]
 - gdb

Variables Breakpoints CUDA ▾ Registers Modules

Search CUDA Information

[0] vectorAdd(A=0x2303e Device 0 (GK110))		
▶ (0,0,0)	SM 12	104 blocks of 196 are running
▶ (1,0,0)	SM 11	256 threads of 256 are running
▶ (2,0,0)	SM 10	256 threads of 256 are running
▶ (3,0,0)	SM 9	256 threads of 256 are running
▶ (4,0,0)	SM 8	256 threads of 256 are running
▶ (5,0,0)	SM 7	256 threads of 256 are running
▶ (6,0,0)	SM 6	256 threads of 256 are running
▶ (7,0,0)	SM 5	256 threads of 256 are running

vectorAdd.cu ▾ cudbgGetAPIVersion() at 0x7ffff7f65a8

```
34 int i = blockDim.x * blockIdx.x + threadIdx.x;
35
36 if (i < numElements)
37 {
38     C[i] = A[i] + B[i];
39 }
40
41
42 /**
43  * Host main routine
44  */
45 int
46 main(void)
```

Outline Disassembly ▾ Enter location here

```
38 C[i] = A[i] + B[i];
000000000a62350: MOV R8, R8
000000000a62358: ISET.LT.AND R9, R8, RZ, PT
000000000a62360: SHF.L.U64 R9, R8, 0x2, R9
000000000a62368: SHL R0, R8, 0x2
000000000a62370: MOV R10, R0
000000000a62378: MOV R11, R9
000000000a62380:
000000000a62388: IADD R2.CC, R2, R10
000000000a62390: IADD.X R3, R3, R11
000000000a62398: MOV R2, R2
000000000a623a0: MOV R3, R3
000000000a623a8: LD F.P2, [R2]
```

Console ▾ Tasks Problems Executables Memory

webinar2 [C/C++ Application] webinar2
[Vector addition of 50000 elements]
Copy input data from the host memory to the CUDA device
CUDA kernel launch with 196 blocks of 256 threads

- **CUDA Integrated Development Environment**
 - Project Management
 - Edit
 - Build
 - Debug
 - **Profile**




CUDA Profiler



- **Unified GPU / CPU profiler**
- **Visualize GPU / CPU interactions Identify GPU utilization and efficiency bottlenecks**
- **View low-level counters and metrics**
- **Multi-GPU support**
- **Automated application analysis identifies optimization opportunities**
- **Online documentation gives direction on how to exploit opportunities to get performance improvement**

Unified GPU / CPU Timeline



Analysis Documentation



Results

⚠ Low Compute / Memcpy Efficiency [6.24 μ s / 102.816 μ s = 0.061]

The amount of time performing compute is low relative to the amount of time required for memcpy.

[More...](#)

⚠ Low Memcpy/Compute Overlap [0 ns / 6.24 μ s = 0%]

The percentage of time when memcpy is being performed in parallel with compute is low.

[More...](#)

⚠ Low Kernel Concurrency [0 ns / 6.24 μ s = 0%]

The percentage of time when two kernels are being executed in parallel is low.

[More...](#)

⚠ Low Memcpy Overlap [0 ns / 32.512 μ s = 0%]

The percentage of time when two memory copies are being performed in parallel is low.

[More...](#)

- Workbench User Guide
- CUDA C Best Practices Guide
 - Preface
 - 1. Assessing Your Application
 - 2. Heterogeneous Computing
 - 3. Application Profiling
 - 4. Parallelizing Your Application
 - 5. Getting Started
 - 6. Getting the Right Answer
 - 7. Optimizing CUDA Applications
 - 8. Performance Metrics
 - 9. Memory Optimizations
 - 9.1. Data Transfer Between Host and Device
 - 9.2. Device Memory Spaces
 - 9.3. Allocation
 - 10. Execution Configuration Optimizations
 - 11. Instruction Optimization
 - 12. Control Flow
 - 13. Deploying CUDA Applications
 - 14. Understanding the Programming Environment
 - 15. Preparing for Deployment
 - 16. Deployment Infrastructure Tools
 - A. Recommendations and Best Practices
 - B. nvcc Compiler Switches
- CUDA C Programming Guide
- EGit Documentation
- Nsight, Eclipse Edition User Guide
- Profiler User's Guide
- RSE User Guide

9.1. Data Transfer Between Host and Device

The peak theoretical bandwidth between the device memory and the GPU is much higher (177.6 GB/s on the NVIDIA Tesla M2090, for example) than the peak theoretical bandwidth between host memory and device memory (8 GB/s on the PCIe x16 Gen2). Hence, for best overall application performance, it is important to minimize data transfer between the host and the device, even if that means running kernels on the GPU that do not demonstrate any speedup compared with running them on the host CPU.

Note: High Priority: Minimize data transfer between the host and the device, even if it means running some kernels on the device that do not show performance gains when compared with running them on the host CPU.

Intermediate data structures should be created in device memory, operated on by the device, and destroyed without ever being mapped by the host or copied to host memory.

Also, because of the overhead associated with each transfer, batching many small transfers into one larger transfer performs significantly better than making each transfer separately, even if doing so requires packing non-contiguous regions of memory into a contiguous buffer and then unpacking after the transfer.

Finally, higher bandwidth between the host and the device is achieved when using *page-locked* (or *pinned*) memory, as discussed in the *CUDA C Programming Guide* and the [Pinned Memory](#) section of this document.

9.1.1. Pinned Memory

Page-locked or pinned memory transfers attain the highest bandwidth between the host and the device. On PCIe x16 Gen2 cards, for example, pinned memory can attain roughly 6GB/s transfer rates.

Pinned memory is allocated using the `cudaHostAlloc()` functions in the Runtime API. The `bandwidthTest` CUDA Sample shows how to use these functions as well as how to measure memory transfer performance.


For regions of system memory that have already been pre-allocated, `cudaHostRegister()` can be used to pin the memory on-the-fly without the need to allocate a separate buffer and copy the data into it.

Pinned memory should not be overused. Excessive use can reduce overall system performance because pinned memory is a scarce resource, but how much is too much is difficult to know in advance. Furthermore, the pinning of system memory is a heavyweight operation compared to most normal system memory allocations, so as with all optimizations, test the application and the systems it runs on for optimal performance parameters.

Power profiling using nvidia-smi



- **nvidia-smi -q -d POWER -i 0 -l 1 -f out.log**
 - **-q, --query** Display GPU or Unit info
 - **-d TYPE, --display=TYPE** Display only selected information: MEMORY, UTILIZATION, ECC, TEMPERATURE, POWER, CLOCK, COMPUTE...
 - **-i, --id=ID** Display data for a single specified GPU or Unit.
 - **-f FILE, --filename=FILE** Redirect query output to the specified file in place of the default stdout. The specified file will be overwritten.




Live Demo

HPP: FPGA

- Programmability is an issue
 - Hardware Description Languages (HDLs) are complexe
 - At Register transfer level (RTL) abstraction
 - Designer needs to :
 - Create Custom Memory Hierarchies
 - Manage Communication with PC
 - Create PC side SW that plays nice with all this


- Unified programming model
 - More accessible to the software developers
 - Host CPU-FPGA communication
 - C based programming language
 - Memory Hierarchy auto generated
 - Potential to integrate existing VHDL/Verilog IP

OpenCL for FPGA



White Paper: Implementing FPGA Design with the OpenCL Standard (Figure 4)

The AOCL FPGA Programming Flow




Altera SDK for OpenCL Programming Guide

AOCL design flow steps




- 1. Intermediate compilation (`aoc -c [-g] <your_kernel_filename>.cl`)**
 - Checks for syntactic errors
 - Generates a **.aoco** file without building the hardware configuration file
 - Generate estimated resource usage summary **<your_kernel_filename>.log**
- 2. Emulation (`aoc -g <your_kernel_filename>.cl`)**
 - The AOCL Emulator generates a **.aocx** file that executes on x86-64 Windows or Linux host
 - Assess the functionality of your OpenCL kernel
- 3. Profiling (`aoc --profile <your_kernel_filename>.cl`)**
 - `aocl report <your_kernel_filename>.aocx profile.mon`
 - Instruct the Altera Offline Compiler to instrument performance counters in the Verilog code in the **.aocx** file
 - During execution, the performance counters collect performance information which you can then review in the Profiler GUI.
- 4. Full deployment**
 - Execute the **.aocx** file on the FPGA

OpenCL Overview



Nallatech 385 Hardware Overview




- The key features of the 385 include:
 - PCI Express form factor
 - 8-lane PCI Express up to 3.0 host interface¹
 - FPGA options
 - Altera Stratix-V 5SGXMA7H2F35C2N
 - Altera Stratix-V 5SGSMD5H2F35C2N
 - Two 10G LAN/WAN/FC Ethernet channels accessed via two SFP+ ports²
 - Two banks of SDRAM memory, each bank with 4GByte, x72, DDR3 SDRAM running at 1600 MT/s

BSP and Altera SDK for OpenCL



- Four layers of the Altera Software Development Kit (SDK) for OpenCL :



- The Nallatech OpenCL BSPs provide a memory-mapped device (MMD) layer necessary for communication with the accelerator board and the lower level kernel mode driver.
- All other upper software layers are provided by the Altera SDK for OpenCL installation.

Linux Vector Addition Walkthrough



- Step 1 Compile
 - `aoc -v --board p395_hpc_ab vectorAdd.cl`
- Step 2 Build the Host code
 - `make`
- Step 3 Execute
 - `./vector_add`
- Generated files:
 - `vectorAdd.log` – kernel compilation with estimated resource usage and Qsys generation.
 - `quartus_sh_compile.log` – Quartus tools build log for generating the actual FPGA hardware aocx file.
 - `acl_quartus_report.txt` – Final results for the generated design including final resource usage figures.

Power consumption reading



- Note that this requires that you have already opened the card using the normal opencl SDK routines (i.e. in `init_opencl` in this case).
- **`aocl_mmd_card_info`**("aocl0", AOCL_MMD_POWER, sizeof(float), (void*) &power, &returnedSize);
- `printf("before run Power = %f W\n", power);`
- **`aocl_mmd_card_info`**("aocl0", AOCL_MMD_BOARD_UNIQUE_ID, sizeof(int), (void*) &uniqueid, &returnedSize);
- `printf("Board Unique ID = %d\n", uniqueid);`

```
[root@HPPPrototype bin]# ./matrix_mult
Matrix sizes:
  A: 2048 x 1024
  B: 1024 x 1024
  C: 2048 x 1024
```

```
MMD ERROR: MMD must be opened before calling aocl_mmd_card_info
Platform: Altera SDK for OpenCL
Using 1 device(s)
```

```
  p385_hpc_a7 : PCIe385n
Using AOCX: matrixMult.aocx
Reprogramming device with handle 1
Generating input matrices
before run Power = 17.894531 W
Board Unique ID = 7802811
About to call run
Launching for device 0 (global size: 1024, 2048)
During run Power = 18.947571 W
```

```
Time: 38.713 ms
Kernel time (device 0): 38.594 ms
```

```
Throughput: 110.94 GFLOPS
```

```
Computing reference output
Verifying
Verification: PASS
after run Power = 18.063171 W
```



CMC
MICROSYSTEMS

Live Demo

Project status



Status (12 universities selected 18 systems G1, 7 universities selected 8 G2)

- Assembled, cloned, tested and shipped 18/18 units
- (1) Quick start guide : Heterogeneous Parallel Platform (HPP)
- Introduction to the HPP-Heterogeneous Parallel Platform: A combination of Multicores, GPUs, FPGAs and Many-cores accelerators (**August 26th**)

In progress

- (2) User Guide: Performance and Power profiling for the HPP
- Programming models, performance and power profiling for the HPP-Heterogeneous Parallel Platform (**December 2nd**)

Next (Webinars series for the HPP)

- Computer vision using OpenCV/OpenCL targeting the HPP- Heterogeneous Processing Platform (**January 13th**)

Workshop on Heterogeneous Computing Platforms (Scope)



Location: Toronto

Date: TBD (February 15 - February 19, 2016)

Objective

- Bring researchers from academia and expert from industry to discuss about heterogeneous computing and explore collaboration opportunities

Technical session: presentations

- Applications and Algorithms
- Software stack and tools
- Heterogeneous systems Architecture

Breakout session: Discuss and report

- What are the next generation platforms specifications?
 - What is the ranked list of platform features that would enable this research?
- What are the key research problems that needs acceleration?
- What are the top three barriers preventing access and effective use of these platforms?
- What are the challenges and Opportunities
- What barriers could CMC help lower ?
- What would enable and encourage a vibrant community of researchers sharing platform configuration files and other knowledge?
- Any other feedback and guidance

Q&A

Yassine Hariri
Hariri@cmc.ca