NI PXI-5422 Specifications

16-Bit 200 MS/s Arbitrary Waveform Generator

FrançaisDeutsch日本語한국어简体中文ni.com/manuals

Unless otherwise noted, the following conditions were used for each specification:

- Analog filter enabled.
- Signals terminated with 50 Ω .
- Direct path set to 1 Vpk-pk, Low-Gain Amplifier path set to 2 Vpk-pk, and High-Gain Amplifier path set to 12 Vpk-pk.
- Sample rate set to 200 megasamples per second (MS/s) and the sample clock source set to Divide-by-*N*.

Typical values are representative of an average unit operating at room temperature $(20 \pm 3 \text{ °C})$. Specifications are subject to change without notice. For the most recent NI 5422 specifications, visit ni.com/manuals.

To access all of the NI 5422 documentation, including the *NI Signal Generators Getting Started Guide*, which contains functional descriptions of the NI 5422 signals, navigate to **Start**» **All Programs**»National Instruments»NI-FGEN»Documentation.



Caution The protection provided by this product may be impaired if it is used in a way not specified in this document.



Hot Surface If the NI 5422 has been in use, it may exceed safe handling temperatures and cause burns. Allow the NI 5422 to cool before removing it from the chassis.

Contents

CH 0 (Channel 0 Analog Output, Front Panel Connector)	2
Sample Clock	15
Onboard Clock (Internal VCXO)	
Phase-Locked Loop (PLL) Reference Clock	18
CLK IN (Sample Clock and Reference Clock Input, Front Panel Connector)	18
PFI 0 and PFI 1 (Programmable Function Interface, Front Panel Connectors)	19
Digital Data & Control (DDC) Optional Front Panel Connector	20
Start Trigger	23
Markers	24



Arbitrary Waveform Generation Mode	25
Calibration	27
Power	
Software	
Physical	
Environment	
NI PXI-5422 Environment	
Compliance and Certifications	
Safety	
Electromagnetic Compatibility (EMC)	
CE Compliance	
Online Product Certification	
Environmental Management	
Worldwide Support and Services	

CH 0 (Channel 0 Analog Output, Front Panel Connector)

Specification	Value	Comments
Number of Channels	1	—
Connector	SMB (jack)	—
Output Voltage Ch	aracteristics	
Output Paths	 The software-selectable Main Output path setting provides full-scale voltages from 12.00 Vpk-pk to 5.64 mVpk-pk into a 50 Ω load. NI-FGEN uses either the Low-Gain Amplifier or the High-Gain Amplifier when the Main Output path is selected, depending on the Gain attribute. The software-selectable Direct path is optimized for intermediate frequency (IF) applications and provides full-scale voltages from 1.000 to 0.707 Vpk-pk. 	
DAC Resolution	16 bits	_

Specification			Value		Comments			
Amplitude and Offset								
Amplitude Range			Amplitud	e (Vpk-pk)	Amplitude values assume			
	Path	Load	Minimum Value	Maximum Value	the full scale of the DAC is			
	Direct	50 Ω	0.707	1.00	utilized. If an amplitude			
		1 kΩ	1.35	1.91	smaller than the minimum value			
		Open	1.41	2.00	is desired, then waveforms less			
	Low- Gain	50 Ω	0.00564	2.00	than full scale of the DAC can			
	Amplifier	1 kΩ	0.0107	3.81	be used. NI-FGEN			
		Open	0.0113	4.00	compensates for user-specified			
	High- Gain	50 Ω	0.0338	12.0	resistive loads.			
	Amplifier	1 kΩ	0.0644	22.9				
		Open	0.0676	24.0				
Amplitude Resolution	<0.06% (0.0	04 dB) of	f amplitude rar	nge]			
Offset Range	·		amplitude rang of amplitude	•	Not available on the Direct path.			

Specification		Comments					
Maximum Output Voltage							
Maximum Output Voltage	Path	Load	Maximum Output Voltage (V)	The combination of			
	Direct	50 Ω	±0.500	amplitude and offset is limited by the			
		1 kΩ	±0.953				
		Open	±1.000	maximum output voltage.			
	Low-	50 Ω	±1.000				
	Gain Amplifier	1 kΩ	±1.905				
		Open	±2.000				
	High-	50 Ω	±6.000				
	Gain Amplifier	1 kΩ	±11.43				
		Open	±12.00				
Accuracy							
DC Accuracy	path: $\pm 0.2\%$ of an $\pm 500 \ \mu V$ (within ± 10 $\pm 0.4\%$ of an $\pm 1 \ mV$ (0 to For the Diru Gain accurate (within ± 10 Gain accurate (within ± 10 Gain accurate (0 to 55 °C) DC offset er Note: For D defined as 2 signal with a	$\pm 0.2\%$ of amplitude range $\pm 0.05\%$ of offset $\pm 500 \mu$ V (within ± 10 °C of self-calibration temperature) $\pm 0.4\%$ of amplitude range $\pm 0.05\%$ of offset $\pm 1 \text{ mV}$ (0 to 55 °C) For the Direct path: Gain accuracy: $\pm 0.2\%$ amplitude range (within ± 10 °C of self-calibration temperature) Gain accuracy: $\pm 0.4\%$ amplitude range					
	16 V. If this signal has an offset of 1.5, its DC accuracy is calculated by the following equation: $\pm 0.2\% \times (16 \text{ V}) \pm 0.05\% \times (1.5 \text{ V}) \pm 500 \ \mu\text{V} =$ $\pm 33.25 \text{ mV}$						

Specification		Value		Comments
AC Amplitude Accuracy	±1.0% of desired Am	7	50 kHz sine wave. Signals terminated with high impedance.	
Output Characteri	stics			
Output Impedance	50 Ω nominal or 75 Ω software-selectable	2 nominal,		—
Output Coupling	DC			
Output Enable	Software-selectable. disabled, the CH 0 ou with a 1 W resistor ea impedance.	tput is termina	ted to ground	_
Maximum Output Overload	The CH 0 output can ± 12 V (± 8 V for the I sustaining any damag CH 0 output is shorted			
Waveform Summing	The CH 0 output sup among similar paths- multiple NI 5422 sign connected directly tog	he outputs of		
Frequency and Tra	nsient Response			
Analog Filter	Software-selectable 7 image suppression	Available on Low-Gain Amplifier and High-Gain Amplifier paths.		
		Values are		
Pulse Response	Direct	typical. Analog Filter disabled. Measured with a		
Rise/Fall Time	1.0 ns	2.1 ns	4.8 ns	1 m RG-223 cable.
Aberration	16%	6%	8%	







Figure 1. Normalized Passband Flatness, Direct Path












Specification		Comments						
Suggested Maxim	Suggested Maximum Frequencies for Common Functions							
		Path		Disable the				
Function	Direct	Low-Gain Amplifier	High-Gain Amplifier	Analog Filter for square, ramp, and				
Sine	80 MHz	80 MHz	43 MHz	triangle functions.				
Square	Not Recommended	50 MHz	25 MHz	The minimum Frequency is				
Ramp	Not Recommended	10 MHz	10 MHz	<1 mHz. The value depends				
Triangle	Not Recommended	10 MHz	10 MHz	on memory size and device configuration.				





Specification		Comments					
Spectral Characteristics							
Spurious-							
Free Dynamic Range (SFDR) [*] with Harmonics	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 decibel full scale (dBFS). Measured from			
1 MHz	70 dB	65 dB	66 dB	DC to 100 MHz.			
5 MHz	70 dB	65 dB	58 dB	All values are typical and			
10 MHz	70 dB	65 dB	52 dB	include aliased			
20 MHz	63 dB	64 dB	49 dB	harmonics.			
30 MHz	57 dB	60 dB	43 dB				
40 MHz	48 dB	53 dB	39 dB				
50 MHz	48 dB	53 dB	_				
60 MHz	47 dB	52 dB	_				
70 MHz	47 dB	52 dB	_				
80 MHz	41 dB	52 dB	_				
		Path	·	Amplitude			
SFDR without Harmonics	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Measured from DC to			
1 MHz	84 dB	79 dB	76 dB	100 MHz. All values are			
5 MHz	84 dB	79 dB	76 dB	typical and			
10 MHz	79 dB	79 dB	76 dB	include aliased harmonics.			
20 MHz	79 dB	79 dB	76 dB				
30 MHz	72 dB	70 dB	67 dB	1			
40 MHz	47 dB	57 dB	54 dB	1			
50 MHz	47 dB	52 dB	_				
60 MHz	46 dB	51 dB	_	1			
70 MHz	46 dB	51 dB	_				
80 MHz	40 dB	51 dB	—	1			

* Dynamic range is defined as the difference between the carrier level and the largest spur.

Specification			Va	lue			Comments
Average Noise Density		Amplitude Range		N	Average oise Dens		Average noise density at small
	Path	Vpk- pk	dBm	$\frac{nV}{\sqrt{Hz}}$	dBm/ Hz	dBFS/ Hz	amplitudes is limited by a -148 dBm/Hz
	Direct	1.00	4.0	19.9	-141	-145	noise floor. All values are
	Low Gain	0.06	-20.5	1.3	-148	-144	typical.
	Low Gain	0.10	-16.0	2.2	-148	-144	
	Low Gain	0.40	-4.0	8.9	-148	-144	
	Low Gain	1.00	4.0	22.3	-140	-144	
	Low Gain	2.00	10.0	44.6	-134	-144	
	High Gain	4.00	16.0	93.8	-128	-144	
	High Gain	12.00	25.6	281.5	-118	-144	




Figure 6. 10 MHz Single-Tone Spectrum, Direct Path, 200 MS/s (Typical)

Note The noise floor in Figure 6 is limited by the measurement device. Refer to the *Average Noise Density* specification for more information about this limit.




Figure 7. 10.00001 MHz Single-Tone Spectrum, Low-Gain Amplifier Path, 200 MS/s (Typical)

Note The noise floor in Figure 7 is limited by the measurement device. Refer to the *Average Noise Density* specification for more information about this limit.








Figure 8. Total Harmonic Distortion, Direct Path (Typical)

















Note The noise floor in Figure 12 is limited by the noise floor of the measurement device. Refer to the *Average Noise Density* specification for more information about this limit.

Sample Clock

Specification	Valu	le	Comments
Sources	 Internal, Divide-by-N (N Internal, DDS-based, Hig External, CLK IN (SMB External, DDC CLK IN (CONTROL front panel cd External, PXI Star trigger External, PXI_Trig<07> 	Refer to the Onboard Clock (Internal VCXO) section for more information about internal clock sources.	
Sample Rate Ra	nge and Resolution	1	
Sample Clock Source	Sample Rate Range	Sample Rate Resolution	—
Divide-by-N	5 to 200 MS/s	200 MS/s Settable to $(200 \text{ MS/s})/N$ $(1 \le N \le 40)$	
High Resolution	5 to 100 MS/s >100 to 200 MS/s	1.06 μHz 4.24 μHz	
CLK IN	5 to 200 MS/s	Resolution determined	
DDC CLK IN	5 to 200 MS/s	by external clock source.	
PXI Star Trigger	5 to 105 MS/s	External sample clock duty cycle tolerance 40 to 60%.	
PXI_Trig <07>	5 to 20 MS/s		

Specification		Comments					
Sample Clock Delay Range and Resolution							
Sample Clock Source	Dela	iy Adjusti Range	nent	Delay Adjustment Resolution	_		
Divide-by-N	±1 sam	ple clock	period	<5 ps			
High- Resolution ≤100 MHz	±1 sam	ple clock	period	sample clock period/16,384			
High- Resolution >100 MHz	±1 sam	ple clock	period	sample clock period/4,096			
External (all)		0 to 7.6 n	s	<15 ps	_		
System Phase N	oise and J	itter (10	MHz Carr	ier)	·		
Sample Clock	System Phase Noise Density (dBc/Hz) Offset		System Output Jitter (Integrated from	Specified at 2× DAC oversampling. All values are			
Source	100 Hz	1 kHz	10 kHz	100 Hz to 100 kHz)	typical.		
Divide-by-N	-110	-122	-138	1.5 ps rms	_		
High- Resolution [*] 100 MS/s	-109	-120	-120	4.0 ps rms			
High- Resolution [*] 200 MS/s	-108	-120	-122	4.2 ps rms	_		
CLK IN†	-116	-130	-143	1.1 ps rms			
PXI Star Trigger ^{†, ‡}	-111	-128	-136	2.1 ps rms			
External Sample Clock Input Jitter Tolerance	Cycle-Cy Period Jir	All values are typical.					
* High-Resolution	specification	is vary wit	h Sample Ra	te.			
[†] Values are typical.							
[‡] PXI Star trigger s	specification	is valid w	hen the samp	ble clock source is locked to P2	XI_CLK10.		

Specification		Comments		
Sample Clock E	xporting			
Exported Sample Clock Destinations	 PFI<01> (SM DDC CLK OU front panel con PXI_Trig<062 	Exported sample clocks can be divided by integer K ($1 \le K \le$ 4,194,304).		
Exported Sample Clock Destinations	Maximum Frequency	—		
PFI<01>	200 MHz			
DDC CLK OUT	200 MHz			
PXI_Trig <06>	20 MHz	_	_	

Onboard Clock (Internal VCXO)

Specification	Value	Comments
Clock Source	Internal sample clocks can either be locked to a reference clock using a phase-locked loop or be derived from the onboard VCXO frequency reference.	
Frequency Accuracy	±25 ppm	

Phase-Locked Loop (PLL) Reference Clock

Specification	Value	Comments
Sources	 PXI_CLK10 (backplane connector) CLK IN (SMB front panel connector) 	The PLL Reference Clock provides the reference frequency for the phase-locked loop.
Frequency Accuracy	When using the PLL, the frequency accuracy of the NI 5422 is solely dependent on the frequency accuracy of the PLL reference clock source.	_
Lock Time	≤200 ms	All values are typical.
Frequency Range	5 to 20 MHz in increments of 1 MHz.Default of 10 MHz The PLL reference clock frequency has to be accurate to ±50 ppm.	_
Duty Cycle Range	40 to 60%	_
Exported PLL Reference Clock Destinations	 PFI<01> (SMB front panel connectors) PXI_Trig<06> (backplane connector) 	

CLK IN (Sample Clock and Reference Clock Input, Front Panel Connector)

Specification	Value	Comments
Connector	SMB (jack)	—
Direction	Input	_
Destinations	1. Sample Clock	_
	2. PLL Reference Clock	
Frequency Range	5 to 200 MHz (Sample Clock Destination)	_
	5 to 20 MHz (PLL Reference Clock destination)	

Specification	Value	Comments
Input Voltage Range	Sine wave: 0.65 to 2.8 Vpk-pk into 50 Ω (0 dBm to +13 dBm)	_
	Square wave: 0.2 to 2.8 Vpk-pk into 50 Ω	
Maximum Input Overload	±10 V	_
Input Impedance	50 Ω	_
Input Coupling	AC	

PFI 0 and PFI 1 (Programmable Function Interface, Front Panel Connectors)

Specification	Value	Comments
Connectors	Two SMB (jack)	_
Direction	Bidirectional	—
Frequency Range	DC to 200 MHz	—
As an Input (Trigg	er)	
Destinations	Start trigger	—
Maximum Input Overload	-2 to +7 V	_
V _{IH}	2.0 V	—
V _{IL}	0.8 V	—
Input Impedance	1 kΩ	—
As an Output (Eve	nt)	
Sources	1. Sample clock divided by integer K ($1 \le K \le 4,194,304$)	_
	2. Sample clock timebase (200 MHz) divided by integer M ($4 \le M \le 4,194,304$)	
	3. PLL reference clock	
	4. Marker	
	5. Exported start trigger (Out Start Trigger)	
Output Impedance	50 Ω	

Specification	Value	Comments
As an Output (Con	tinued)	
Maximum Output Overload	-2 to +7 V	—
V _{OH}	Minimum: 2.7 V (open load), 1.3 V (50 Ω load)	Output drivers
V _{OL}	Maximum: 0.6 V (open load), 0.2 V (50 Ω load)	are +3.3 V TTL compatible.
Rise/Fall Time (20 to 80%)	≤2.0 ns	Load of 10 pF.

Digital Data & Control (DDC) Optional Front Panel Connector

Specification	Value	Comments
Connector Type	68-pin VHDCI female receptacle	
Number of Data Output Signals	16	—
Control Signals	1. DDC CLK OUT (clock output)	—
	2. DDC CLK IN (clock input)	
	3. PFI 2 (input)	
	4. PFI 3 (input)	
	5. PFI 4 (output)	
	6. PFI 5 (output)	
Ground	23 pins	—

Specification	Value			Comments
Output Signal Cha PFI<45>)	Output Signal Characteristics (Includes Data Outputs, DDC CLK OUT, and PFI<45>)			
Signal Type	LVDS (Low	-Voltage Differe	ntial Signal)	—
Signal Characteristics	Minimum	Typical	Maximum	Tested with 100Ω
V _{OH}	—	1.3 V	1.7 V	differential load. Measured with
V _{OL}	0.8 V	1.0 V	_	188143B-01
Differential Output Voltage	0.25 V	—	0.45 V	cable. Driver and
Output Common-Mode Voltage	1.125 V	—	1.375 V	receiver comply with ANSI/TIA/ EIA-644.
Rise/Fall Time (20 to 80%)	_	0.8 ns	1.6 ns	All values are typical.
Output Signal Cha	racteristics			
Output Skew	Typical: 1 ns, maximum 2 ns. Skew between any two outputs on the DIGITAL DATA & CONTROL front panel connector.			
Output Enable/Disable	Signals and Con	Controlled through the software on all Data Output Signals and Control Signals collectively. When disabled, the outputs go to a high-impedance state.		
Maximum Output Overload	-0.3 to +3.9 V			—
Input Signal Characteristics (Includes DDC CLK IN and PFI<23>)				
Signal Type	LVDS (Low-Voltage Differential Signal)			—
Input Differential Impedance	100 Ω			—
Maximum Output Overload	-0.3 to +3.9 V			

Specification	Va	Comments	
Signal Characteristics	Minimum	Maximum	
Differential Input Voltage	0.1 V	0.5 V	
Input Common Mode Voltage	0.2 V	2.2 V	
DDC CLK OUT			
Clocking Format	Data outputs and markers edge of DDC CLK OUT.	—	
Frequency Range	Refer to the <i>Sample Cloc</i> information.	—	
Duty Cycle	35 to 65%	—	
Jitter	60 ps rms (typical)	—	
DDC CLK IN			
Clocking Format	DDC Data Output signals edge of DDC CLK IN.	—	
Frequency Range	10 Hz to 200 MHz	—	
Input Duty Cycle Tolerance	40 to 60%	—	

Specification	Value	Comments
Sources	 PFI<01> (SMB front panel connectors) PFI<23> (DIGITAL DATA & CONTROL front panel connector) PXI_Trig<07> (PXI backplane connector) PXI Star trigger (PXI backplane connector) Software (use function call) 	_
Modes	 6. Immediate (does not wait for a trigger). Default. 1. Single 2. Continuous 3. Stepped 4. Burst 	
Edge Detection	Rising	
Minimum Pulse Width	25 ns	Refer to t _{s1} at NI Signal Generators Help»Devices» NI 5422» Triggering» Trigger Timing.
Delay from Start Trigger to CH 0 Analog Output	65 sample clock periods + 110 ns	Refer to t _{s2} at NI Signal Generators Help»Devices» NI 5422» Triggering» Trigger Timing. All values are typical.
Delay from Start Trigger to Digital Data Output	41 sample clock periods + 110 ns	

Specification	Value	Comments		
Trigger Exporting	Trigger Exporting			
Exported Trigger Destinations	A signal used as a trigger can be routed out to any destination listed in the <i>Destinations</i> specification in the <i>Markers</i> section.			
Exported Trigger Delay	65 ns (typical).	Refer to t ₅₃ at NI Signal Generators Help»Devices» NI 5422» Triggering» Trigger Timing.		
Exported Trigger Pulse Width	>150 ns	Refer to t _{s4} at NI Signal Generators Help»Devices» NI 5422» Triggering» Trigger Timing.		

Markers

Specification	Value	Comments
Destinations	1. PFI<01> (SMB front panel connectors)	
	2. PFI<45> (DIGITAL DATA & CONTROL front panel connector)	
	3. PXI_Trig<06> (backplane connector)	
Quantity	One marker per segment.	
Quantum	Marker position must be placed at an integer multiple of four samples.	—

Specification		Value		Comments
Width	>150 ns			Refer to t _{m2} at NI Signal Generators Help» Fundamentals» Waveform» Events» Marker Events.
Skew	Destination	With Respect to Analog Output	With Respect to Digital Data Output	Refer to tm1 at NI Signal Generators
	PFI<01>	±2 sample clock periods	N/A	Help» Fundamentals» Waveform»
	PFI<45>	N/A	<2 ns	Events» Marker Events.
	PXI_Trig <06>	±2 sample clock periods	N/A	warker Events.
Jitter	40 ps rms (typic	cal)		

Arbitrary Waveform Generation Mode

Specification	Value		Comments
Memory Usage	The NI 5422 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters, such as number of segments in sequence list, maximum number of waveforms in memory, and number of samples available for waveform storage, are flexible and user defined.		_
Onboard Memory Size	8 MB standard: 8,388,608 bytes 32 MB option: 33,554,432 bytes	256 MB option: 268,435,456 bytes 512 MB option: 536,870,912 bytes	_
Output Modes	Arbitrary Waveform mode and Arbitrary Sequence mode		_
Arbitrary Waveform Mode	In Arbitrary Waveform mode, a single waveform is selected from the set of waveforms stored in onboard memory and generated.		_

Specification		Va	alue		Comments
Arbitrary Sequence Mode	In Arbitrary Sequence mode, a sequence directs the NI 5422 to generate a set of waveforms in a specific order. Elements of the sequence are referred to as <i>segments</i> . Each segment is associated with a set of instructions. The instructions identify which waveform is selected from the set of waveforms in memory, how many loops (iterations) of the waveform are generated, and at which sample in the waveform a marker output signal is sent.			_	
Minimum Waveform Size	Trigger Mode	Arbitrary Waveform Mode	Sequ	trary ience ode	The minimum waveform
(Samples)	Single	16	1	6	size is sample
	Continuous	32	192 at >	50 MS/s	rate
			96 at ≤:	50 MS/s	dependent in Arbitrary
	Stepped	32	192 at >	50 MS/s	Sequence mode.
			96 at ≤:	50 MS/s	
	Burst	32	192 at >	50 MS/s	
			96 at ≤:	50 MS/s	
Loop Count	1 to 16,777,215 Burst trigger: Unlimited			—	
Quantum	Waveform size must be an integer multiple of four samples			of four samples	—
Memory Limit	s				
	8 MB Standard	32 MB Option	256 MB Option	512 MB Option	All trigger modes
Arbitrary Waveform Mode, Maximum Waveform Memory	4,194,176 samples	16,777,088 samples	134,217,600 samples	268,435,328 samples	except where noted.
Arbitrary Sequence Mode, Maximum Waveform Memory	4,194,048 samples	16,776,960 samples	134,217,472 samples	268,435,200 samples	Condition: One or two segments in a sequence.


Specification		Va	alue		Comments
Arbitrary Sequence Mode, Maximum Waveforms	65,000 Burst trigger: 8,000	262,000 Burst trigger: 32,000	2,097,000 Burst trigger: 262,000	4,194,000 Burst trigger: 524,000	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Segments in a Sequence	104,000 Burst trigger: 65,000	418,000 Burst trigger: 262,000	3,354,000 Burst trigger: 2,090,000	6,708,000 Burst trigger: 4,180,000	Condition: Waveform memory is <4,000 samples.

Calibration

Specification	Value	Comments
Self-Calibration	An onboard, 24-bit ADC and precision voltage reference are used to calibrate the DC gain and offset. The self-calibration is initiated by the user through the software and takes approximately 90 seconds to complete.	_
External Calibration	The external calibration calibrates the VCXO, voltage reference, DC gain, and offset. Appropriate constants are stored in nonvolatile memory.	_
Calibration Interval	Specifications valid within two years of external calibration.	_
Warm-up Time	15 minutes	_

Specification	Typical Operation	Overload Operation	Comments
+3.3 VDC	2 A	2 A	Typical
+5 VDC	Refer to Figure 13	2.7 A	Operation is sine output, with
+12 VDC	0.46 A	0.46 A	analog filter, 50 Ω
-12 VDC	0.01 A	0.01 A	termination.
Total Power	12.2 W + 5 V × 5 V Current	25.7 W	200 MS/s High-Resolution sample clock. Digital Pattern enabled and terminated, sample clock routed to PFI 0 and terminated.
			Overload operation occurs when CH 0 is shorted to ground.

Figure 13. 5 V Current Versus Frequency and Amplitude



Specification	Value	Comments
Driver Software	NI-FGEN is an IVI-compliant driver that allows you to configure, control, and calibrate the NI 5422. NI-FGEN provides application programming interfaces for many development environments.	_
Application Software	NI-FGEN provides programming interfaces for the following application development environments:	
	• LabVIEW	
	 LabWindows[™]/CVI[™] 	
	Measurement Studio	
	• Microsoft Visual C++ .NET	
	Microsoft Visual C/C++	
	Microsoft Visual Basic	
Interactive Control and Configuration software	The FGEN Soft Front Panel supports interactive control of the NI 5422. The FGEN Soft Front Panel is included on the NI-FGEN driver CDs.	_
	Measurement & Automation Explorer (MAX) provides interactive configuration and test tools for the NI 5422. MAX is also included on the NI-FGEN CDs.	
	You can use the NI 5422 with NI SignalExpress.	

Physical

Specification	Value	Comments
Dimensions	3U, One Slot, PXI/cPCI Module 21.6 × 2.0 × 13.0 cm (8.5 × 0.8 × 5.1 in.)	
Weight	352 g (12.4 oz)	—

Specification	Va	lue	Comments
Front Panel Connec	tors		
Label	Function(s)	Connector Type	
CH 0	Analog Output	SMB (jack)	
CLK IN	Sample clock input and PLL reference clock input.	SMB (jack)	
PFI 0	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)	
PFI 1	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)	
DIGITAL DATA & CONTROL	Digital data output, trigger input, exported trigger output, markers, external sample clock input, and sample clock output.	68-pin VHDCI female receptacle	
Front Panel LED In	dicators		
Label	Fun	ction	For more
ACCESS	The ACCESS LED indica bus and the interface from controller.		information, refer to the <i>NI Signal</i> <i>Generators</i>
ACTIVE	The ACTIVE LED indicates the status of the onboard generation hardware of the NI 5422.		Help.
Included Cable			•
_		-01), 50 Ω , BNC Male to uble Shielded, 1 m cable.	

Note NI PXI-5422 modules of revision B or later are equipped with a modified PXI Express-compatible backplane connector. This modified connector allows the NI PXI-5422 to be supported by hybrid slots in a PXI Express chassis. To determine the revision of an NI PXI-5422 module, read the label on the underside of the

NI PXI-5422. The label will list an assembly number of the format 191946x-01, where x is the revision.

Environment

NI PXI-5422 Environment



Note To ensure that the NI PXI-5422 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5422 kit.

Specifications	Value	Comments
Operating Temperature	0 to +55 °C in all NI PXI chassis except the following:	_
	0 to +45 °C when installed in an NI PXI-101 x or NI PXI-1000B chassis. (Meets IEC 60068-2-1 and IEC 60068-2-2.)	
Storage Temperature	-25 to +85 °C. Meets IEC 60068-2-1 and IEC 60068-2-2.	—
Operating Relative Humidity	10 to 90%, noncondensing. Meets IEC 60068-2-56.	
Storage Relative Humidity	5 to 95%, noncondensing. Meets IEC 60068-2-56.	—
Operating Shock	30 g, half-sine, 11 ms pulse. Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	Spectral and jitter specifications could degrade.
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	_
Operating Vibration	5 to 500 Hz, 0.31 g _{rms.} Meets IEC 60068-2-64.	Spectral and jitter specifications could degrade.
Storage Vibration	5 to 500 Hz, 2.46 g _{rms} . Meets IEC 60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	
Altitude	2,000 m maximum (at 25 °C ambient temperature)	_

Specifications	Value	Comments
Pollution Degree	2	

Indoor use only.

Compliance and Certifications

Safety

The NI PXI-5422 is designed to meet the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1



Note For UL and other safety certifications, refer to the product label, or visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

Electromagnetic Compatibility (EMC)

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions, Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



Note In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia, and New Zealand (per CISPR 11), Class A equipment is intended for use only in heavy-industrial locations.



Note Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.



Note For the standards applied to assess the EMC of this product, refer to the *Online Product Certification* section.

CE Compliance $\mathbf{C} \in$

The NI PXI-5422 meets the essential requirements of applicable European Directives, as amended for CE marking, as follows:

- 2014/35/EU; Low-Voltage Directive (safety)
- 2014/30/EU; Electromagnetic Compatibility Directive (EMC)



Note Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

Online Product Certification

To obtain product certifications and the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the *Minimize Our Environmental Impact* web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

Waste Electrical and Electronic Equipment (WEEE)



EU Customers At the end of the product life cycle, all products *must* be sent to a WEEE recycling center. For more information about WEEE recycling centers, National Instruments WEEE initiatives, and compliance with WEEE Directive 2002/96/EC on Waste and Electronic Equipment, visit ni.com/environment/weee.

电子信息产品污染控制管理办法 (中国 RoHS)

 中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/ environment/rohs_china。(For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Worldwide Support and Services

The National Instruments website is your complete resource for technical support. At ni.com/ support you have access to everything from troubleshooting and application development self-help resources to email and phone assistance from NI Application Engineers. Visit ni.com/services for NI Factory Installation Services, repairs, extended warranty, and other services.

Visit ni.com/register to register your National Instruments product. Product registration facilitates technical support and ensures that you receive important information updates from NI.

A Declaration of Conformity (DoC) is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electromagnetic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification. If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world. For telephone support in the United States, create your service request at ni.com/support or dial 1 866 ASK MYNI (275 6964). For telephone support outside the United States, visit the Worldwide Offices section of ni.com/niglobal to access the branch office websites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

Refer to the *NI Trademarks and Logo Guidelines* at ni.com/trademarks for more information on National Instruments trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products/technology, refer to the appropriate location: **Help>Patents** in your software, the patents.tor tile on your media, or the National Instruments Patents Notice at ni.com/patents.You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the *Export Compliance Information* at ni.com/legal/export-compliance for the National Instruments global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-1014, and DFAR 252.227-1015.

© 2004–2015 National Instruments. All rights reserved.