



OpenHW Group CORE-V Family

Open Source HW IP for
high-volume production SoCs

Rick O'Connor rickoco@openhwgroup.org

T [@rickoco](https://twitter.com/rickoco) T [@openhwgroup](https://twitter.com/openhwgroup)

www.openhwgroup.org




Outline

- RISC-V Introduction
 - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source IP
- OpenHW Group
 - CORE-V Family of open source RISC-V cores
 - CORE-V Chassis SoC
 - OpenHW Working Groups & Task Groups
- Summary



Most SoCs have many CPUs with many ISAs

- Applications processor (usually ARM)
- Graphics processors
- Image processors
- Radio DSPs
- Audio DSPs
- Security processors
- Power-management processor
-



NVIDIA Tegra SoC

- Apps processor ISA too large for base accelerator ISA
- IP bought from different places, each proprietary ISA
- Home-grown ISA cores
- Over a dozen ISAs on some SoCs – each with unique software stack

Why so Many ISAs?

Must they be proprietary?

*What if there was one free and open
ISA everyone could use across all
computing devices?*

RISC-V Background

- In 2010, after many years and many projects using MIPS, SPARC, and x86 as basis of research, the Computer Science team at UC Berkeley to look at what ISAs to use for their next set of projects
- Obvious choices: x86 and ARM
 - x86 impossible – too complex, IP issues
 - ARM mostly impossible – complex, IP issues
- So UC Berkeley started “3-month project” during the summer of 2010 to develop their own clean-slate ISA

RISC-V Background (cont'd)

- Four years later, in May of 2014, UC Berkeley released frozen base user spec
 - many tapeouts and several research publications along the way
- The name RISC-V (pronounced *risk-five*), was chosen to represent the fifth major RISC ISA design effort at UC Berkeley
 - RISC-I, RISC-II, SOAR, and SPUR were the first four projects with the original RISC-I publications dating back to 1981
- In August 2015, articles of incorporation were filed to create a non-profit RISC-V Foundation to govern the ISA

What's Different about RISC-V?

- *Simple*
 - Far smaller than other commercial ISAs
- *Clean-slate design*
 - Clear separation between user and privileged ISA
 - Avoids μ architecture or technology-dependent features
- A *modular* ISA
 - Small standard base ISA
 - Multiple standard extensions
- Designed for *extensibility/specialization*
 - Variable-length instruction encoding
 - Vast opcode space available for instruction-set extensions
- *Stable*
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions

RISC-V Standard Extensions

- Four base integer ISAs
 - RV32E, RV32I, RV64I, RV128I
 - Only <50 hardware instructions needed for base
- Standard extensions
 - M: Integer multiply/divide
 - A: Atomic memory operations (AMOs + LR/SC)
 - F: Single-precision floating-point
 - D: Double-precision floating-point
 - G = IMAFD, “General-purpose” ISA
 - Q: Quad-precision floating-point
 - C: compressed 16b encodings for 32b instructions
 - More extensions being defined: P – packed SIMD; B – Bit Manipulation; V – vector instructions; etc.
- All the above are a fairly standard RISC encoding in a fixed 32-bit instruction format

Base Integer Instructions (32 64 128)			
Category	Name	Fmt	RV{32 64 128}I Base
Loads	Load Byte	I	LB rd,rs1,imm
	Load Halfword	I	LH rd,rs1,imm
	Load Word	I	LW{W D Q} rd,rs1,imm
	Load Byte Unsigned	I	LBU rd,rs1,imm
	Load Half Unsigned	I	LHU{W D}U rd,rs1,imm
Stores	Store Byte	S	SB rs1,rs2,imm
	Store Halfword	S	SH rs1,rs2,imm
	Store Word	S	SW{D Q} rs1,rs2,imm
Shifts	Shift Left	R	SLL{W D} rd,rs1,rs2
	Shift Left Immediate	I	SLLI{W D} rd,rs1,shamt
	Shift Right	R	SRL{W D} rd,rs1,rs2
	Shift Right Immediate	I	SRLI{W D} rd,rs1,shamt
	Shift Right Arithmetic	R	SRA{W D} rd,rs1,rs2
	Shift Right Arith Imm	I	SRAI{W D} rd,rs1,shamt
Arithmetic	ADD	R	ADD{W D} rd,rs1,rs2
	ADD Immediate	I	ADDI{W D} rd,rs1,imm
	SUBtract	R	SUB{W D} rd,rs1,rs2
	Load Upper Imm	U	LUI rd,imm
	Add Upper Imm to PC	U	AUIPC rd,imm
Logical	XOR	R	XOR rd,rs1,rs2
	XOR Immediate	I	XORI rd,rs1,imm
	OR	R	OR rd,rs1,rs2
	OR Immediate	I	ORI rd,rs1,imm
	AND	R	AND rd,rs1,rs2
AND Immediate	I	ANDI rd,rs1,imm	
Compare	Set <	R	SLT rd,rs1,rs2
	Set < Immediate	I	SLTI rd,rs1,imm
	Set < Unsigned	R	SLTU rd,rs1,rs2
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm
Branches	Branch =	SB	BEQ rs1,rs2,imm
	Branch ≠	SB	BNE rs1,rs2,imm
	Branch <	SB	BLT rs1,rs2,imm
	Branch ≥	SB	BGE rs1,rs2,imm
	Branch < Unsigned	SB	BLTU rs1,rs2,imm
	Branch ≥ Unsigned	SB	BGEU rs1,rs2,imm
Jump & Link	J&L	UJ	JAL rd,imm
	Jump & Link Register	I	JALR rd,rs1,imm
Synch	Synch thread	I	FENCE
	Synch Instr & Data	I	FENCE.I
System	System CALL	I	SCALL
	System BREAK	I	SBREAK
Counters	Read CYCLE	I	RDCYCLE rd
	Read CYCLE upper Half	I	RDCYCLEH rd
	Read TIME	I	RDTIME rd
	Read TIME upper Half	I	RDTIMEH rd
	Read INSTR RETired	I	RDINSTRET rd
	Read INSTR upper Half	I	RDINSTRETH rd

+14
Privileged


+ 8 for M

+ 34
for F, D, Q

+ 46 for C

+ 11 for A



32-bit Instruction Formats



RV32I / RV64I / RV128I + M, A, F, D, Q, C


Base Integer Instructions (32 64 128)				RV Privileged Instructions (32 64 128)				3 Optional FP Extensions: RV32{F D Q}				Optional Compressed Instructions: RVC					
Category	Name	Fmt	RV{32 64 128}I Base	Category	Name	Fmt	RV mnemonic	Category	Name	Fmt	RV{F D Q} (HP/SP,DP,QP)	Category	Name	Fmt	RVC		
Loads	Load Byte	I	LB rd,rs1,imm	CSR Access	Atomic R/W	R	CSRRW rd,csr,rs1	Load	Load	I	FL{W,D,Q} rd,rs1,imm	Loads	Load Word	CL	C.LW rd',rs1',imm		
	Load Halfword	I	LH rd,rs1,imm		Atomic Read & Set Bit	R	CSRRS rd,csr,rs1		Store	Store	S		FS{W,D,Q} rs1,rs2,imm	Load Word SP	CI	C.LWSP rd,imm	
	Load Word	I	L{W D Q} rd,rs1,imm		Atomic Read & Clear Bit	R	CSRRC rd,csr,rs1			Arithmetic	ADD		R	FADD.{S D Q} rd,rs1,rs2	Load Double	CL	C.LD rd',rs1',imm
	Load Byte Unsigned	I	LBU rd,rs1,imm		Atomic R/W Imm	R	CSRRWI rd,csr,imm				SUBtract		R	FSUB.{S D Q} rd,rs1,rs2	Load Double SP	CI	C.LWSP rd,imm
	Load Half Unsigned	I	L{H W D U} rd,rs1,imm		Atomic Read & Set Bit Imm	R	CSRRSI rd,csr,imm				MULTiply		R	FMUL.{S D Q} rd,rs1,rs2	Load Quad	CL	C.LQ rd',rs1',imm
Store Byte	S	SB rs1,rs2,imm	Atomic Read & Clear Bit Imm	R	CSRRCI rd,csr,imm	DIVide	R	FDIV.{S D Q} rd,rs1,rs2			Load Quad SP	CI	C.LQSP rd,imm				
Stores	Store Halfword	S	SH rs1,rs2,imm	Change Level	Env. Call	R	ECALL	Mul-Add	FMADD.{S D Q}		R	FMADD.{S D Q} rd,rs1,rs2,rs3	Float Load Word	CL	C.FLW rd',rs1',imm		
	Store Word	S	S{W D Q} rs1,rs2,imm		Environment Breakpoint	R	EBREAK		Multiply-SUBtract	R	FMSUB.{S D Q} rd,rs1,rs2,rs3	Float Load Double		CL	C.FLD rd',rs1',imm		
	Shift Left	R	SL{L W D} rd,rs1,rs2		Environment Return	R	ERET		Negative Multiply-SUBtract	R	FMNSUB.{S D Q} rd,rs1,rs2,rs3	Float Load Word SP		CI	C.FLWSP rd,imm		
Shifts	Shift Left Immediate	I	SLLI{W D} rd,rs1,shamt	Trap Redirect	Redirect Trap to Supervisor	R	MRTS	Sign Inject	SIGN source	R	FSGNJ.{S D Q} rd,rs1,rs2	Stores	Store Word	CS	C.SW rs1',rs2',imm		
	Shift Right	R	SRL{W D} rd,rs1,rs2		Hypervisor Trap to Supervisor	R	MRTS		Negative SIGN source	R	FSGNJN.{S D Q} rd,rs1,rs2		Store Word SP	CSS	C.SWSP rs2,imm		
	Shift Right Immediate	I	SRLI{W D} rd,rs1,shamt		Interrupt Wait for Interrupt	R	WFI		Xor SIGN source	R	FSGNJX.{S D Q} rd,rs1,rs2		Store Double	CS	C.SD rs1',rs2',imm		
	Shift Right Arithmetic	R	SRA{W D} rd,rs1,rs2	MMU	Supervisor FENCE	R	SFENCE.VM rs1	Min/Max	MINimum	R	FMIN.{S D Q} rd,rs1,rs2		Store Double SP	CSS	C.SDSP rs2,imm		
	Shift Right Arith Imm	I	SRAI{W D} rd,rs1,shamt		Optional Multiply-Divide Extension: RV32M				MAXimum	R	FMAX.{S D Q} rd,rs1,rs2		Store Quad	CS	C.SQ rs1',rs2',imm		
Arithmetic	ADD	R	ADD{W D} rd,rs1,rs2	Category Name Fmt RV32M (Mult-Div)				Compare	Compare Float >	R	FEQ.{S D Q} rd,rs1,rs2	Float Store Word	CS	C.FSW rd',rs1',imm			
	ADD Immediate	I	ADDI{W D} rd,rs1,imm	MULTiply	MULTiply	R	MUL{W D} rd,rs1,rs2		Compare Float <	R	FLT.{S D Q} rd,rs1,rs2		Float Store Double	CSS	C.FSD rs2,imm		
	SUBtract	R	SUB{W D} rd,rs1,rs2		MULTiply upper Half	R	MULH rd,rs1,rs2		Compare Float ≤	R	FLE.{S D Q} rd,rs1,rs2			Float Store Word SP	CSS	C.FSWSP rd,imm	
	Load Upper Imm	U	LUI rd,imm	MULTiply Half Sign/Uns	R	MULHSU rd,rs1,rs2	Categorize		Classify Typ	R	FCLASS.{S D Q} rd,rs1			Move	Move from Integer	R	FMV.S.X rd,rs1
	Add Upper Imm to PC	U	AUIPC rd,imm	MULTiply upper Half Uns	R	MULHU rd,rs1,rs2			Move to Integer	R	FMV.X.S rd,rs1						
Logical	XOR	R	XOR rd,rs1,rs2	DIVide	DIVide	R	DIV{W D} rd,rs1,rs2	Convert	Convert from Int	R	FCVT.{S D Q}.W rd,rs1	Configuration		Read Stat	R	FRCSR rd	
	XOR Immediate	I	XORI rd,rs1,imm		DIVide Unsigned	R	DIVU rd,rs1,rs2		Convert from Int Unsigned	R	FCVT.{S D Q}.WU rd,rs1		Read Rounding Mode	R	FRFR rd		
	OR	R	OR rd,rs1,rs2	Remainder	REMAinder	R	REMT{W D} rd,rs1,rs2		Convert to Int	R	FCVT.W.{S D Q} rd,rs1		Read Flags	R	FRFLG rd		
	OR Immediate	I	ORI rd,rs1,imm		REMAinder Unsigned	R	REMU{W D} rd,rs1,rs2		Convert to Int Unsigned	R	FCVT.WU.{S D Q} rd,rs1		Swap Status Req	R	FRCSR rd,rs1		
	AND	R	AND rd,rs1,rs2	Optional Atomic Instruction Extension: RVA					Swap Rounding Mode	R	FRSR rd,rs1		Swap Flags	R	FRFLG rd,rs1		
Compare	AND Immediate	I	ANDI rd,rs1,imm	Category Name Fmt RV{32 64 128}A (Atomic)				Swap Rounding Mode Imm	I	FRSFI rd,imm	Swap Flags Imm	I	FRSPL rd,imm				
	Set <	R	SLT rd,rs1,rs2	Load	Load Reserved	R	LR.{W D Q} rd,rs1	Configuration	Read Stat	R	FRCSR rd	Logical	XOR	CS	C.XOR rd',rs2'		
	Set < Immediate	I	SLTI rd,rs1,imm		Store	Store Conditiona	R		SC.{W D Q} rd,rs1,rs2	Read Rounding Mode	R		FRFR rd	OR	CS	C.OR rd',rs2'	
	Set < Unsigned	R	SLTU rd,rs1,rs2			Swap	SWAP		R	AMOSWAP.{W D Q} rd,rs1,rs2	Read Flags		R	FRFLG rd	AND	CS	C.AND rd',rs2'
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm		Add		ADD		R	AMOADD.{W D Q} rd,rs1,rs2	Swap Status Req		R	FRCSR rd,rs1	AND Immediate	CB	C.ANDI rd',rs2'
Branches	Branch =	SB	BEQ rs1,rs2,imm			Logical	XOR		R	AMOXOR.{W D Q} rd,rs1,rs2	Swap Rounding Mode		R	FRSR rd,rs1	Shift Left Imm	CI	C.SLLI rd,imm
	Branch ≠	SB	BNE rs1,rs2,imm	AND	R		AMOAND.{W D Q} rd,rs1,rs2	Swap Flags	R	FRFLG rd,rs1	Shift Right Imm	CB	C.SRLI rd',imm				
	Branch <	SB	BLT rs1,rs2,imm	OR	R		AMOOR.{W D Q} rd,rs1,rs2	Swap Flags Imm	I	FRSFI rd,imm	Shift Right Arith Imm	CB	C.SRAI rd',imm				
	Branch >	SB	BGE rs1,rs2,imm	Min/Max	MINimum		R	AMOMIN.{W D Q} rd,rs1,rs2	Swap Rounding Mode Imm	I	FRSFI rd,imm	Branches	Branch=0	CB	C.BEQZ rs1',imm		
	Branch < Unsigned	SB	BLTU rs1,rs2,imm		MAXimum		R	AMOMAX.{W D Q} rd,rs1,rs2	Swap Flags Imm	I	FRSPL rd,imm		Branch≠0	CB	C.BNEZ rs1',imm		
Jump & Link	J&L	UJ	JAL rd,imm	MINimum Unsigned	R	AMOMINU.{W D Q} rd,rs1,rs2	Configuration	Read Stat	R	FRCSR rd	Jump	Jump	CJ	C.J imm			
	Jump & Link Register	I	JALR rd,rs1,imm	MAXimum Unsigned	R	AMOMAXU.{W D Q} rd,rs1,rs2		Read Rounding Mode	R	FRFR rd		Jump Register	CR	C.JR rd,rs1			
Synch	Synch thread	I	FENCE	16-bit (RVC) and 32-bit Instruction Formats				Configuration	Swap Status Req	R		FRCSR rd,rs1	Jump & Link	Jump & Link Register	CR	C.JALR rs1	
	Synch Instr & Data	I	FENCE.I	System	System CALL	I			SCALL	System		Env. BREAK		CI	C.EBREAK		
System	System BREAK	I	SBREAK		Counters	Read CYCLE			I			RDCYCLE rd		System	Env. BREAK	CI	C.EBREAK
	Read CYCLE upper Half	I	RDCYCLEH rd			Read TIME	I		RDTIME rd		System	Env. BREAK			CI	C.EBREAK	
	Read TIME upper Half	I	RDTIMEH rd			Read INSTR RETired	I		RDINSTRET rd			System			Env. BREAK	CI	C.EBREAK
	Read INSTR RETired	I	RDINSTRET rd			Read INSTR upper Half	I	RDINSTRETH rd	System				Env. BREAK		CI	C.EBREAK	
	Read INSTR upper Half	I	RDINSTRETH rd					System		Env. BREAK			CI		C.EBREAK		

+ C for
64{F|D|Q}/
128{F|D|Q}




① RISC-V				②				③				④ RISC-V Reference Card																																
Base Integer Instructions (32 64 128)				RV Privileged Instructions (32 64 128)				3 Optional FP Extensions: RV32{F D Q}				Optional Compressed Instructions: RVC																																
Category	Name	Fmt	RV{32 64 128}I Base	Category	Name	Fmt	RV mnemonic	Category	Name	Fmt	RV{F D Q} (HP/SP,DP,QP)	Category	Name	Fmt	RVC																													
Loads	Load Byte	I	LB rd,rs1,imm	CSR Access	Atomic R/W	R	CSR RW rd,csr,rs1	Load	Load	I	FL{W,D,Q} rd,rs1,imm	Loads	Load Word	CL	C.LW rd',rs1',imm																													
	Load Halfword	I	LH rd,rs1,imm		Atomic Read & Set Bit	R	CSR RS rd,csr,rs1		Store	Store	S		FS{W,D,Q} rs1,rs2,imm	Load Word SP	CI	C.LWSP rd,imm																												
	Load Word	I	LD{W D Q} rd,rs1,imm		Atomic Read & Clear Bit	R	CSR RC rd,csr,rs1			Arithmetic	ADD		R	FADD.{S D Q} rd,rs1,rs2	Load Double	CL	C.LD rd',rs1',imm																											
	Load Byte Unsigned	I	LBUI rd,rs1,imm		Atomic R/W Imm	R	CSR RWI rd,csr,imm				SUBtract		R	FSUB.{S D Q} rd,rs1,rs2	Load Double SP	CI	C.LWSP rd,imm																											
	Load Half Unsigned	I	LH{W D U} rd,rs1,imm		Atomic Read & Set Bit Imm	R	CSR RSI rd,csr,imm				MULTiply		R	FMUL.{S D Q} rd,rs1,rs2	Load Quad	CL	C.LQ rd',rs1',imm																											
				Atomic Read & Clear Bit Imm	R	CSR RCI rd,csr,imm	DIVide	R			FDIV.{S D Q} rd,rs1,rs2	Load Quad SP	CI	C.LQSP rd,imm																														
Stores	Store Byte	S	SB rs1,rs2,imm	Change Level	Env. Call	R	ECALL	Mul-Add	Multiply-ADD		R	FMADD.{S D Q} rd,rs1,rs2,rs3	Stores	Store Word	CS	C.SW rs1',rs2',imm																												
	Store Halfword	S	SH rs1,rs2,imm		Environment Breakpoint	R	EBREAK		Multiply-SUBtract	R	FMSUB.{S D Q} rd,rs1,rs2,rs3	Store Word SP		CSS	C.SWSP rs2,imm																													
	Store Word	S	SW{D Q} rs1,rs2,imm		Environment Return	R	ERET		Negative Multiply-SUBtract	R	FMSNSUB.{S D Q} rd,rs1,rs2,rs3	Store Double		CS	C.SD rs1',rs2',imm																													
Shifts	Shift Left	R	SLL{W D} rd,rs1,rs2	Trap Redirect	Redirect Trap to Supervisor	R	MRTS	Sign Inject	Sign source	R	FSGNJ.{S D Q} rd,rs1,rs2	Stores	Store Double SP	CSS	C.SDSP rs2,imm																													
	Shift Left Immediate	I	SLLI{W D} rd,rs1,shamt		Hypervisor Trap to Supervisor	R	MRTS		Negative SIGN source	R	FSGNJN.{S D Q} rd,rs1,rs2		Store Double	CS	C.SD rs1',rs2',imm																													
	Shift Right	R	SRL{W D} rd,rs1,rs2		Interrupt Wait for Interrupt	R	WFI		Xor SIGN source	R	FSGNJX.{S D Q} rd,rs1,rs2		Store Double SP	CSS	C.SDSP rs2,imm																													
	Shift Right Immediate	I	SRLI{W D} rd,rs1,shamt		MMU Supervisor FENCE	R	SFENCE.VM rs1		Min/Max	MINimum	R		FMIN.{S D Q} rd,rs1,rs2	Store Quad	CS	C.SQ rs1',rs2',imm																												
	Shift Right Arithmetic	R	SRA{W D} rd,rs1,rs2		Optional Multiply-Divide Extension: RV32M	Category Name Fmt RV32M (Mult-Div)	Multiply			Multiply	R		MUL{W D} rd,rs1,rs2	MAXimum	R	FMAX.{S D Q} rd,rs1,rs2	Store Quad SP	CSS	C.SQSP rs2,imm																									
Shift Right Arith Imm	I	SRAI{W D} rd,rs1,shamt	Multiply upper Half	R				MULH rd,rs1,rs2		Compare	Compare Float	R	FEQ.{S D Q} rd,rs1,rs2	Float Store Word	CSS	C.FSW rd',rs1',imm																												
			Multiply Half Sign/Uns	R				MULHSU rd,rs1,rs2	Compare Float <		R	FLT.{S D Q} rd,rs1,rs2	Float Store Double	CSS	C.FSD rd',rs1',imm																													
			Multiply upper Half Uns	R				MULHU rd,rs1,rs2	Compare Float ≤		R	FLE.{S D Q} rd,rs1,rs2	Float Store Word SP	CSS	C.FSWSP rd,imm																													
			Divide	R				DIV{W D} rd,rs1,rs2	Categorize		Classify Typ	R	FCLASS.{S D Q} rd,rs1	Float Store Double SP	CSS	C.FSDSP rd,imm																												
			Divide Unsigned	R	DIVU rd,rs1,rs2	Move	Move from Integer	R			FMV.S.X rd,rs1																																	
			Remainder	R	REM{W D} rd,rs1,rs2		Move to Integer	R		FMV.X.S rd,rs1																																		
			Remainder Unsigned	R	REMU{W D} rd,rs1,rs2		Convert from Int	R		FCVT.{S D Q}.W rd,rs1																																		
							Convert from Int Unsigned	R		FCVT.{S D Q}.WU rd,rs1																																		
Arithmetic	ADD	R	ADD{W D} rd,rs1,rs2	Optional Atomic Instruction Extension: RVA	Category Name Fmt RV{32 64 128}A (Atomic)		Load	Load Reserved	R	LR.{W D Q} rd,rs1	Configuration	Read Stat	R	FRCSR rd	Arithmetic	ADD	CR	C.ADD rd,rs1																										
	ADD Immediate	I	ADDI{W D} rd,rs1,imm			Store		Store Conditiona	R	SC.{W D Q} rd,rs1,rs2		Convert	Convert from Int	R		FCVT.W.{S D Q} rd,rs1	ADD Word	CR	C.ADDW rd',rs2'																									
	SUBtract	R	SUB{W D} rd,rs1,rs2					Add	SWAP	R			AMOSWAP.{W D Q} rd,rs1,rs2	Convert to Int		R	FCVT.W.{S D Q} rd,rs1	ADD Word Imm	CI	C.ADDIW rd,imm																								
	Load Upper Imm	U	LUI rd,imm						Logical	ADD			R	AMOADD.{W D Q} rd,rs1,rs2		Convert to Int Unsigned	R	FCVT.WU.{S D Q} rd,rs1	ADD SP Imm * 16	CI	C.ADDI16SP x0,imm																							
	Add Upper Imm to PC	U	AUIPC rd,imm							Min/Max			Logical	XOR		R	AMOXOR.{W D Q} rd,rs1,rs2	Configuration	Read Rounding Mode	R	FRMR rd	ADD SP Imm * 4	CIW	C.ADDI4SPN rd',imm																				
			Divide	AND	R		AMOAND.{W D Q} rd,rs1,rs2				Read Flags		R	FRFLAGS rd	Load Immediate	CI	C.LI rd,imm																											
				Remainder	OR	R	AMOOR.{W D Q} rd,rs1,rs2				Swap Status Req	R	FSCSR rd,rs1	Load Upper Imm	CI	C.LUI rd,imm																												
					Optional Atomic Instruction Extension: RVA	MINimum	R	AMOMIN.{W D Q} rd,rs1,rs2			Swap Rounding Mode	R	FSRM rd,rs1	MoVe	CR	C.LV rd,rs1																												
						Compare	MAXimum	R	AMOMAX.{W D Q} rd,rs1,rs2		Swap Flags	R	FSPFLAGS rd,rs1	SUB	CR	C.SUB rd',rs2'																												
							Logical	MINimum Unsigned	R	AMOMINU.{W D Q} rd,rs1,rs2	Swap Rounding Mode Imm	I	FSRMI rd,imm	SUB Word	CR	C.SUBW rd',rs2'																												
			Set <					MAXimum Unsigned	R	AMOMAXU.{W D Q} rd,rs1,rs2	Swap Flags Imm	I	FSPFLAGSI rd,imm																															
				Set < Immediate							3 Optional FP Extensions: RV{64 128}{F D Q}	Category Name Fmt RV{F D Q} (HP/SP,DP,QP)	Move	Move from Integer	R	FMV.{D Q}.X rd,rs1	Logical	AND	CS	C.AND rd',rs2'																								
					Set < Unsigned			16-bit (RVC) and 32-bit Instruction Formats	CI	CSS				CIW	CL	CS		CB	CU	CJ	AND Immediate	CB	C.ANDI rd',rs2'																					
						Set < Imm Unsigned																Read 3	func4	rd/rs1	rs2	op	R	I	S	SB	U	UJ												
							Jump & Link Register																										func3	imm	rd/rs1	imm	op	I	S	SB	U	UJ		
			Jump																																								func3	imm
				Jump & Link							func3	imm	rs2				rs1																											
					System			func3	imm	rs1'				imm	rs2'	op		SB																										
						System													func3	rs1'	offset	op	U																					
							System																	func3	jump target	op	UJ																	


New workloads require architecture flexibility – a new innovation frontier



Legacy ISAs Are
Decades Old



RISC-V Unlocks the
Architecture & Enables
Innovation




RISC-V ISA is
Free, Open and
Transparent

Source: RISC-V Foundation



More than 435 RISC-V Members across 33 Countries Around the World





Source: RISC-V Foundation

Outline

- RISC-V Introduction
 - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source IP
- OpenHW Group
 - CORE-V Family of open source RISC-V cores
 - CORE-V Chassis SoC
 - OpenHW Working Groups & Task Groups
- Summary



SoC Development Cost Drivers



- Software, RTL design, Verification and Physical design account for ~90% of overall SoC development costs
- For highly differentiated IP blocks and functions, this investment is warranted
- For general purpose CPU cores an effective open-source model can drive down these development costs and increase re-use across the industry




Image Source: [Arm Ecosystem Blog](#)



Barriers to adoption of open-source IP



- IP quality
 - harness community best-in-class design and verification methods and contributions
- Ecosystem
 - ensure availability of IDE, RTOS / OS ports, physical design etc. and create a roadmap of cores covering a range of PPA metrics
- Permissive use
 - permissive open-source licensing and processes to minimize business and legal risks

RISC-V ISA Brings Open Source Paradigm to CPU Design



- The free and open RISC-V ISA unleashes a new frontier of processor design and innovation
- How many open source processor implementations do we need as an industry?
 - Open cores are great from a pedagogical teaching perspective, but how many is too many for widespread industry adoption?
- How does the industry, ecosystem, community organize to ensure open core success?
 - How do we establish critical mass around a handful of open cores?



Many RISC-V Open Source Cores... ...and counting...

(source: riscv.org)



Name	Maintainer	Links	User spec	License
rocket	SiFive, UCB Bar	GitHub	2.3-draft	BSD
freedom	SiFive	GitHub	2.3-draft	BSD
Berkeley Out-of-Order Machine (BOOM)	Esperanto, UCB Bar	GitHub	2.3-draft	BSD
ORCA	VectorBlox	GitHub	RV32IM	BSD
RI5CY	ETH Zurich, Università di Bologna	GitHub	RV32IMC	Solderpad Hardware License v. 0.51
Zero-riscy	ETH Zurich, Università di Bologna	GitHub	RV32IMC	Solderpad Hardware License v. 0.51
Ariane	ETH Zurich, Università di Bologna	Website , GitHub	RV64GC	Solderpad Hardware License v. 0.51
Riscy Processors	MIT CSAIL CSG	Website , GitHub		MIT
RiscyOO	MIT CSAIL CSG	GitHub	RV64IMAFD	MIT
Lizard	Cornell CSL BRG	GitHub	RV64IM	BSD

Name	Maintainer	Links	User spec	License
Minerva	LambdaConcept	GitHub	RV32I	BSD
OPenV/mriscv	OnChipUIS	GitHub	RV32I(?)	MIT
VexRiscv	SpinalHDL	GitHub	RV32I[M][C]	MIT
Roa Logic RV12	Roa Logic	GitHub	2.1	Non-Commercial License
SCR1	Syntacore	GitHub	2.2, RV32I/E[MC]	Solderpad Hardware License v. 0.51
Hummingbird E200	Bob Hu	GitHub	2.2, RV32IMAC	Apache 2.0
Shakti	IIT Madras	Website , GitLab	2.2, RV64IMAFDC	BSD
ReonV	Lucas Castro	GitHub		GPL v3
PicoRV32	Clifford Wolf	GitHub	RV32I/E[MC]	ISC
MR1	Tom Verbeure	GitHub	RV32I	Unlicense
SERV	Olof Kindgren	GitHub	RV32I	ISC
SweRV EH1	Western Digital Corporation	GitHub	RV32IMC	Apache 2.0
Reve-R	Gavin Stark	GitHub	RV32IMAC	Apache 2.0

Outline

- RISC-V Introduction
 - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source IP
- OpenHW Group
 - CORE-V Family of open source RISC-V cores
 - CORE-V Chassis SoC
 - OpenHW Working Groups & Task Groups
- Summary





OPENHW^{GROUP}TM and
— PROVEN PROCESSOR IP —



CORE-VTM



- **OpenHW Group** is a not-for-profit, global organization driven by its members and individual contributors where HW and SW designers collaborate in the development of open-source cores, related IP, tools and SW such as the **CORE-V** Family of open-source RISC-V cores
- **OpenHW Group** provides an infrastructure for hosting high quality open-source HW developments in line with industry best practices
- Strong ecosystem support with 40+ members and partners worldwide




OPENHW^{GROUP}TM
— PROVEN PROCESSOR IP —



OPENHW GROUP
— PROVEN PROCESSOR IP —

Industry Ecosystem

40+ Members & Partners



ECSPEC



FUTUREWEI
Technologies

GREEN WAVES
TECHNOLOGIES



HENSOLDT
Detect and Protect.



imperas

inzone.ai

metrics



NVIDIA

onespin



Symbiotic EDA

THALES



OPENHW GROUP
— PROVEN PROCESSOR IP —



OPENHW GROUP™
— PROVEN PROCESSOR IP —

Research Ecosystem
40+ Members & Partners



ALMA MATER STUDIORUM
UNIVERSITÀ DI BOLOGNA



**Barcelona
Supercomputing
Center**
Centro Nacional de Supercomputación

ETH zürich



ÉTS
Le génie pour l'industrie

ÉCOLE DE
TECHNOLOGIE
SUPÉRIEURE
Université du Québec

Mitacs

**POLYTECHNIQUE
MONTRÉAL**
WORLD-CLASS
ENGINEERING



uOttawa



UNIVERSITY OF
TORONTO



THE
UNIVERSITY
OF UTAH®



OPENHW GROUP™
— PROVEN PROCESSOR IP —



OPENHW GROUP™
— PROVEN PROCESSOR IP —

Partner Ecosystem
40+ Members & Partners



cādence®

ECLIPSE
FOUNDATION



IBM Cloud

publitek
marketing communications



Legal, Accounting, Banking



NORTON ROSE FULBRIGHT



OPENHW GROUP™
— PROVEN PROCESSOR IP —



CORE-V™ Family of RISC-V Cores

- Initial contribution of open source RISC-V cores from [ETH Zurich PULP Platform](#)
 - Very popular, industry adopted cores
- OpenHW Group becomes the [official committer for these repositories](#)



Core	Bits/Stages	Description
CV32 (RI5CY)	32bit / 4-stage	A 4-stage core that implements, the RV32IMFCXpulp, has an optional 32-bit FPU supporting the F extension and instruction set extensions for DSP operations, including hardware loops, SIMD extensions, bit manipulation and post-increment instructions.
CV64 (Ariane)	64bit / 6-stage	A 6-stage, single issue, in-order CPU implementing RV64GC extensions with three privilege levels M, S, U to fully support a Unix-like (Linux, BSD, etc.) operating system. It has configurable size, separate TLBs, a hardware PTW and branch-prediction (branch target buffer, branch history table and a return address stack).





OPENHW^{GROUP™}
— PROVEN PROCESSOR IP —




OpenHW Group 2020 BHAG

BIG HARRY AUDACIOUS GOAL

CORE-V™ Chassis

- production ready,
- CORE-V CV64A & CV32E cores,
- deep sub-micron SoC,
- on an eval board,
- running Linux / Zephyr
- Tapeout 2H, 2020






CORE-V™ Chassis – tapeout 2H 2020



CORE-V Chassis based on **NXP** iMX Platform **CORE-V™**

- Project announced with NXP at RISC-V Summit Dec 2019
- Linux capable 1.5GHz CV64A host CPU and CV32E coprocessor
- X32/x16 (LP)DDR4, DDR3L memory
- 3D / 2D GPUs with OpenGL support
- MIPI-DSI / CSI display / camera controllers
- Security: DRM Ciphers, key storage, random number generator, etc.
- GigE MAC
- PCIe 2.0 x1 port
- 2 USB 2.0 interfaces
- 3 SDIO interfaces for boot source, storage, etc





CORE-V™ Chassis SoC Ecosystem



IBM Cloud



Symbiotic EDA



RTL Simulation
Formal Methods


Stimulus



cādence

imperas
metrics


Cloud Based
Verification



Device
Under
Test

GCC /
LLVM &
OS ports

MPW
Layout &
Fab



CORE-V Chassis

Protos



IAR
SYSTEMS



Eval
Boards

Outline

- RISC-V Introduction
 - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source IP
- OpenHW Group
 - CORE-V Family of open source RISC-V cores
 - CORE-V Chassis SoC
 - OpenHW Working Groups & Task Groups
- Summary




Working Groups & Task Groups

- Board appoints Chairs of ad-hoc working groups and has final approval of working group recommendations
 - Technical Working Group and Marketing Working Group will be standing working groups
- Together with internal OpenHW Group engineering staff, member company development engineers establish and execute OpenHW Group projects
- Technical Working Group <https://www.openhwgroup.org/projects/>
 - Cores Task Group
 - Verification Task Group
 - Platform Task Group
- Marketing Working Group
 - Content Task Group
 - Events Task Group



OpenHW Group Verification TG


UVM Environment (under development)



Verification TG Collaboration



<https://github.com/openhwgroup/core-v-verif>



Outline

- RISC-V Introduction
 - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source IP
- OpenHW Group
 - CORE-V Family of open source RISC-V cores
 - CORE-V Chassis SoC
 - OpenHW Working Groups & Task Groups
- Summary





OPENHW^{GROUP}TM and
— PROVEN PROCESSOR IP —



CORE-VTM



- Open-source, not-for-profit corporation
 - International footprint with developers in North America, Europe and Asia
 - Strong support from industry, academia and individual contributors
- OpenHW Group & CORE-V Family of open-source RISC-V cores
 - Proven System Verilog CV64A and CV32E core designs, processor sub-system IP blocks, verification test bench, and reference designs
 - CORE-V Chassis project
 - Industry proven IDEs, a wide range of RTOS/OS ports and extensive libraries to build necessary software stacks
 - Validated EDA tool flows and proven PPA characteristics
 - Visit www.openhwgroup.org for further details
- Follow us on Social media
 - Twitter [@openhwgroup](https://twitter.com/openhwgroup) and [LinkedIn OpenHW Group](https://www.linkedin.com/groups/openhw-group/)
- Strong [supporting testimonials](#) from 40+ members & partners



OPENHW^{GROUP}TM
— PROVEN PROCESSOR IP —