Enabling FPGAs for Heterogeneous Cloud Computing

Paul Chow

High-Performance Reconfigurable Computing Group
Department of Electrical and Computer Engineering
University of Toronto

April 16, 2018

How do we put FPGAs in the Cloud?

- What makes a computer?

- Current state of FPGA computing

- What's needed to compute with FPGAs

- What's needed to compute with FPGAs in a cloud

- FPGA computing at UofT

CMC Embedded and Heterogeneous Computing Workshop

What's a Computer?

- Provide a baseline for what we are talking about

3

CMC Embedded and Heterogeneous Computing Workshop

FPGA Computer Programming

PCIe
MIG
DMA
Ethernet
Drivers

+

always @(posedge clock)
{
if(!reset_b)
    q <= D;
}

But, HLS fixes this!

Not really...

CMC Embedded and Heterogeneous Computing Workshop

Consider


```
08048918    pushl   %ebp
08048919    movl    %esp,%ebp
0804891b    subl    $0x4,%esp
0804891e    movl    $0x0,0xfffffffc(%ebp)
08048925    cmpl    $0x63,0xfffffffc(%ebp)
08048929    jle     08048930
0804892b    jmp     08048948
0804892d    nop
0804892e    nop
0804892f    nop
08048930    movl    0xfffffffc(%ebp),%eax
08048933    pushl   %eax
08048934    pushl   $0x8049418
08048939    call    080487c0 <printf>
0804893e    addl    $0x8,%esp
08048941    incl    0xfffffffc(%ebp)
08048944    jmp     08048925
08048946    nop
08048947    nop
08048948    xorl    %eax,%eax
0804894a    jmp     0804894c
0804894c    leave
0804894d    ret
```

+

x86 motherboard   +   x86 assembler

Is like...

always @(posedge clock)
{
if(!reset_b)
    q <= D;
}

+

FPGA board   +   Verilog

CMC Embedded and Heterogeneous Computing Workshop

Adding HLS is just

+

```
main()
int A[10],sum;
{
sum = 0;
for(i = 0; i <10; i++)
#pragma HLS PIPELINE II=1
    sum =+ A[i];
}
```

Still need to build your own I/O services

CMC Embedded and Heterogeneous Computing Workshop

8

Which is like

```
main()
int A[10],sum;
{
sum = 0;
for(i = 0; i <10; i++)
    sum =+ A[i];
}
```

+

x86 motherboard   +   gcc

What makes a computer?

+

+

```
main()
int A[10],sum;
{
sum = 0;
for(i = 0; i <10; i++)
    sum =+ A[i];
}
```

Linux provides services and an abstraction from the physical hardware

Recent FPGA Computing Platforms

What makes them computing platforms?

- Hardware is abstracted

- Memory is managed

- Runtimes that manage configuration, data transfers, accelerator hardware

- Like what you expect when you run your C programs

12

CMC Embedded and Heterogeneous Computing Workshop

Programming Interfaces: OpenCL™

CPU

Field Programmable Gate Array

OpenCL™ Host Code | OpenCL Application | OpenCL Kernel Code

OpenCL RunTime

CFG | OpenCL Kernels

Accelerator Abstraction Layer

Service API

Virtual Memory API

Physical Memory API

VirtMem

Physical Memory API

CCI Extended

CCI Standard

Intel QPI/PCI Express®

System Memory

Unified application code abstracted from the hardware environment
Portable across generations and families of CPUs and FPGAs

20   Intel® QuickPath Interconnect (Intel® QPI)

Commercial FPGA Clouds

- Microsoft – internal infrastructure
  - Baidu too?

- Public – Amazon F1, Huawei, Tencent, Alibaba
  - tools + some cores
  - Maybe OpenCL
 - Commercial services using FPGAs

14

WHAT DO WE NEED?

CMC Embedded and Heterogeneous Computing Workshop

The Parts (Before the Cloud)

SW Application	MPI Rank 0 and Software Ranks
SW Middleware	MPI Library
SW OS	Linux
BIOS	
Processor Hardware	Xeon Processor Motherboard

Software

The Parts (Before the Cloud)

SW Application
SW Middleware
SW OS
BIOS
Processor Hardware

Hardware MPI Ranks

Message Passing Engine (MPE)

MPI Network Infrastructure

FPGA BSP

HW Application
HW Middleware
HW OS
BSPH
BSPS

Software   Hardware

The Parts (Before the Cloud)

SW Application
SW Middleware
SW OS
BIOS
Processor Hardware

HW Application
HW Middleware
HW OS
BSPH
BSPS

PCIe
QPI
AXI
Network

Software

Hardware

Interconnect

Plus Cloud

Cloud Management

Task Scheduling

Deployment

Networking

Resource Allocation

Resource Management

SW Application

SW Middleware

SW OS

BIOS

Processor Hardware

HW Application

HW Middleware

HW OS

BSPH

BSPS

Interconnect

Software

Hardware

HOW DO WE GET THERE?

CMC Embedded and Heterogeneous Computing Workshop

Start with Software Ecosystem

- Build from software as much as possible
  - Already lots of knowledge and infrastructure

- OpenStack is starting point for several groups
  - Cloud resource management
  - IBM, Huawei, UofT

- Virtualization
  - Means many things!
  - Sharing, abstraction

CMC Embedded and Heterogeneous Computing Workshop

U OF T WORK

CMC Embedded and Heterogeneous Computing Workshop

Our Physical Architecture

CMC Embedded and Heterogeneous Computing Workshop

FPGA Boards in Cluster

- Alphadata 7v3 * 4 – Virtex 7 -690T
  - ~690K Logic cells, 3600 DSP Slices , 52.9 MB BRAM
  - 2 * 10G SFP Networking ports
  - 16 GB off-chip memory

- Alphadata 8v3 * 8 – Virtex Ultrascale – XCV095
  - ~1176K Logic cells, 768 DSP Slices, 60.8 MB BRAM
  - 2 * 100G QSFP Networking Ports
  - 16 GB off-chip memory

- Alphadata 8k5 *8 –Virtex Ultrascale – KU115
  - ~1450K Logic cells, 5520 DSP Slices,
  - 2 * 10G SFP Networking ports
  - 16 GB off-chip memory

- Fidus Sidewinder * 20 – Zynq Ultrascale + MPSoC
  - ARM A53 (4 core) + ARM R5 (2 core)
  - ~1140 Logic Cells, 1910 DSP Slices, 128 MB BRAM
  - 2 * 100G QSFP Networking Ports
 - 16 GB off-chip DRAM for ARM, 16 GB off-chip DRAM for FPGA

24

CMC Embedded and Heterogeneous Computing Workshop

FPGA Hypervisors

Non-MPSoC

MPSoC (In Progress)

CMC Embedded and Heterogeneous Computing Workshop

ENABLING FLEXIBLE NETWORK FPGA CLUSTERS IN A HETEROGENEOUS CLOUD DATA CENTER

Naif Tarafdar, Thomas Lin, Eric Fukuda,

Hadi Bannazadeh, Alberto Leon-Garcia, Paul Chow

University of Toronto

FPGA 2017

Problems We Target

- Large multi-FPGA systems

- Abstractions for building applications on FPGA clusters
  - User provides application
  - We build the cluster and deploy it with the application

- Easy scalability of system

CMC Embedded and Heterogeneous Computing Workshop

Galapagos System View

User

Input From User

FPGA Mapping File

Logical Cluster Description

FPGA Cluster Generator

28

Galapagos System View

User

FPGA Cluster Generator

Output to VM with FPGA Tools

Individual FPGA Projects

Galapagos System View

User

FPGA Cluster Generator

Output to Cloud Manager

Command For
Resource Allocation

Commands For Connecting
FPGAs to Network

Galapagos System View

User

Output To User

MAC addresses of FPGAs in Multi-FPGA Cluster

FPGA Cluster Generator

# HETEROGENEOUS VIRTUALIZED NETWORK FUNCTION FRAMEWORK FOR THE DATA CENTER

Naif Tarafdar, Thomas Lin, Nariman Eskandari,

David Lion, Alberto Leon-Garcia, Paul Chow

University of Toronto

FPL 2017

32

Overview

Legend
- CPU (blue)
- FPGA (red)

Logical View

VNF A → VNF B → VNF C

VNF A → VNF D

Physical View

VNF A → VNF B → VNF C

VNF A → VNF D

-Circuit switched network
-Circuit includes CPU and FPGA
-Kernels are physically distributed
-Individual FPGAs provisioned with Openstack, along with network
-Shell abstracting network (10G) and PCIe
-Partial Reconfiguration flow

UNIVERSITY OF TORONTO

33

Service Chain Scheduler

- Resource allocation
  - OS image
  - Parameters: cores, PCIe devices, NIC ports

- Bitstream generator

34

Service Chain Scheduler

User

HW VNF → SW VNF → HW VNF

Unique Network Ports | Request for additional Network Ports | Flows to Create VNF Chain | Bitstream

Neutron | SDN Controller | VM + FPGA

OpenStack | OpenFlow | Custom FPGA Tool

Stage 2: Connection

- For each FPGA, assign and register virtual port

- Create chain between source and sink of network and intermediate VNFs

35

Daniel Rozhko

MULTI-TENANT HYPERVISOR (SHELL)

CMC Embedded and Heterogeneous Computing Workshop

High-Level (Long-term Plan)

CMC Embedded and Heterogeneous Computing Workshop

Key Components

- Virtualized access to external I/O (i.e. abstracted, shared, and secured)

- Soft vs. Hard shell distinction

Nariman Eskandari

A HETEROGENEOUS MPI

CMC Embedded and Heterogeneous Computing Workshop

MPI

- Message Passing Interface

- Used as a programming model for HPC

MPI

- Another abstraction layer on Galapagos

- MPI in this work is programming model for heterogenous platform (CPUs and FPGAs)

CMC Embedded and Heterogeneous Computing Workshop

MPI

- The code for FPGAs and CPUs are the same.

```
Main(){
    MPI_Init();
    If(rank == 0){
        MPI_Send();
    }else{
        MPI_Recv();
    }
}
```

Src to Src Transformation → HLS → Galapagos Flow → FPGA

MPI Library

GCC → CPU

MPI Library

MPI

- First applications – Jacobi, MD, K-means
  - 1 to 90 ranks tested on 6 FPGAs

Conclusions

- Lots of focus on HLS today – it's needed, not sufficient

- Some working now on other layers – need identified

- To achieve a cloud ecosystem for using FPGAs, much more is needed – it's a big stack

- Need a coordinated effort to enable cloud computing with FPGAs – cannot be haphazard → need a plan
  - Open source is only way to harness enough resources
  - How do we do this?

CMC Embedded and Heterogeneous Computing Workshop

44

Acknowledgements

Stuart Byma, Naif Tarafdar, Eric Fukuda, Daniel Ly-Ma, Daniel Rozhko, Roberto DiCecco, Nariman Eskandari,

Qiang Liu, Clark Shen, Charles Lo, Varun Sharma, Sean Nijjar, Camilo Vega

SAVI – Prof. Alberto Leon-Garcia, Hadi Bannazadeh, Thomas Lin

Questions?

CMC Embedded and Heterogeneous Computing Workshop