

# Packaging and Multi-scale Integration

2018-2022 Microsystems Technology Roadmap, June 2018  
Canada's National Design Network



NDN Technology Space	Year 1	Year 2	Year 3	Year 4	Year 5
	2018	2019	2020	2021	2022
Packaging and multi-scale integration	<ul style="list-style-type: none"> <li>● Photonic wirebonds</li> <li>✓ III-V epi on Si</li> <li>● LTCC</li> <li>✓ 2.5D Si-based interposer</li> <li>● Flip Chip BGA</li> <li>☆ Fan-Out WLP</li> </ul>	<ul style="list-style-type: none"> <li>☆ Interposer with optical I/O</li> <li>☆ Device scale III-V bonded to Si</li> <li>✓ Sub dB passively-aligned edge coupling in Si-P PDK</li> <li>☆ Photonics PDK with DFPackaging content</li> <li>☆ Glass Interposer</li> </ul>	<ul style="list-style-type: none"> <li>☆ Optical interposer with integrated source</li> <li>● Wafer scale III-V bonded to Si</li> <li>● Transfer printing of III-V to Si-Photonics</li> <li>● Package/chip PDK with thermo-mechanical modeling</li> <li>● Advanced materials and processes for 2.5D Heterogeneous Integration</li> <li>☆ Flip chip at fine pitch</li> </ul>	<ul style="list-style-type: none"> <li>● Intra-chip optical interconnect</li> <li>● Nanowire or templated heteroepitaxy in Si-P PDK</li> <li>● Package/chip PDK with thermo-mechanical modeling</li> <li>☆ PDK for co-design of chip and package</li> <li>☆ Optical interconnect in organic substrate (PCB)</li> </ul>	

The Microsystems Technology Roadmap has 5 segments:  
Microelectronics/MEMS/NEMS, Photonics, Embedded Systems, Packaging and Multi-scale Integration, and Nanofabrication Labs.

For more information, contact Robert Mallard ([mallard@cmc.ca](mailto:mallard@cmc.ca)).

✓	Key technology feature of a planned Product or Service; Development activities are underway and/or supply chain is available.
☆	CMC is seeking collaborators, suppliers to deliver capability.
●	Anticipated technology feature based on roadmap sources.