## **Photonics: Silicon-Photonics, III-V, Optics**



## 2018-2022 Microsystems Technology Roadmap, June 2018 Canada's National Design Network

Photonics Techno	ologies	2018	2019	2020	2021	2022
		4.001 000			0.10	
Silicon Semiconductor SOI		★SOI on 300mm wafers		•Ge waveguides, Si cladding, 8-10μm		
				★TSV in Si-P		★Epi-based III-V gain
		<ul> <li>SOI optimized for long wa</li> </ul>	-	,	for photonics	blocks in SOI PDK
			1	ength structures		
		✓ Si-P rapid prototyping wi	th e-beam	•Strained Ge for direct gap applications	•Si-P in "zero change" CM	os 
		<ul> <li>Si3N4 for low loss and/or</li> </ul>	shorter wavelengths			
Si3N4/S	Si/SiO2	★Hybrid SOI and Si3N4 pla	tform			
Compound Semiconductor		★III-V integra	ation platform			
Hybrid Integration & Packaging						
		✓III-V epi on Si		•Transfer printing of III-V t	o Si-P	
			1	length structures		
III-V + silicon pho	otonics	★ Device scal	e III-V bonded to Si		<ul> <li>Nanowire or templated</li> </ul>	
			•Wafer scale	III-V bonded to Si	heteroepitaxy in Si-P PDK	1
				★Optical interposer with in	htegrated source	<ul> <li>Intra-chip optical</li> </ul>
			★Glass inter			interconnect
Interco	onnect	•Photonic wirebonds	★Interposer with optical I	•		interconnect
	onneet		a merposer with optically		★Optical interconnect in o	rganic
		√ Sub dB pas	sively-aligned coupling in Si-		substrate (PCB)	
CAD and Modeling			sivery anglied coupling in Si		schematic-driven Si-P and u	IE PDK
		✓ Integrated Si-P CAD tools	5 <sup>A</sup> Monolithi	c photonic/microelectronic		
		(schematic/simulation/lay		vice package PDK		
		verification) with IP libra		$\bigvee$ Integrated package / chip	PDK	
			1105		p PDK with thermo-mechar	ical modeling
			★Si-P PIC LVS with thermo		p Fok with thermo-methal	
		Cohomatic driven Ci Dha			& Microplastropics co. doci	n flow
		✓ Schematic-driven Si-Photonics design flow ✓ Experimentally verified compact models in Si-P		☆ Photonics & Microelectronics co-desig		gn now ∣
		2018	2019	2020	2021	2022
		2018	2019	2020	2021	2022

The Microsystems Technology Roadmap has 5 segments:

Microelectronics/MEMS/NEMS, Photonics, Embedded Systems, Packaging and Multi-scale Integration, and Nanofabrication Labs.

For more information, contact Dan Deptuck (deptuck@cmc.ca).

	Key technology feature of a planned Product or Service; Development activities are underway and/or supply chain is available.
47	CMC is seeking collaborators, suppliers to deliver capability.
•	Anticipated technology feature based on roadmap sources.