



RISC-V

RISC-V ISA & Foundation Overview

Rick O'Connor

rickoco@riscv.org

<http://www.riscv.org>



Outline

- RISC-V ISA Overview
- RISC-V Foundation Overview & Growth
- RISC-V Use Case Examples
 - NVIDIA and Western Digital
- Summary

RISC-V Background

- In 2010, after many years and many projects using MIPS, SPARC, and x86 as basis of research, it was time for the Computer Science team at UC Berkeley to look at what ISAs to use for their next set of projects
- Obvious choices: x86 and ARM
 - x86 impossible – too complex, IP issues
 - ARM mostly impossible – complex, IP issues
- So UC Berkeley started “3-month project” during the summer of 2010 to develop their own clean-slate ISA



RISC-V Background (cont'd)

- Four years later, in May of 2014, UC Berkeley released frozen base user spec
 - many tapeouts and several research publications along the way
- The name RISC-V (pronounced *risk-five*), was chosen to represent the fifth major RISC ISA design effort at UC Berkeley
 - RISC-I, RISC-II, SOAR, and SPUR were the first four projects with the original RISC-I publications dating back to 1981
- In August 2015, articles of incorporation were filed to create a non-profit RISC-V Foundation to govern the ISA

Why Instruction Set Architectures matter

- Why are 99%+ of laptops/desktops/servers based on AMD x86-64 ISA (over 95%+ built by Intel)?
- Why are 99%+ of mobile phones + tablets based on ARM v7/v8 ISA?
- Why can't Intel sell mobile chips?
- Why can't ARM vendors sell servers?
- How can IBM still be selling mainframes?
- ISA is most important interface in a computer system
 - Where software meets hardware


Open Software / Standards Work!

<i>Field</i>	<i>Standard</i>	<i>Free, Open Impl.</i>	<i>Proprietary Impl.</i>
Networking	Ethernet, TCP/IP	Many	Many
OS	Posix	Linux, FreeBSD	M/S Windows
Compilers	C	gcc, LLVM	Intel icc, ARMcc
Databases	SQL	MySQL, PostgreSQL	Oracle 12C, M/S DB2
Graphics	OpenGL	Mesa3D	M/S DirectX
ISA	??????	--	x86, ARM

- Why are there no successful free & open ISA standards and free & open implementations, like other fields?

Most CPU chips are SoCs with many ISAs

- Applications processor (usually ARM)
- Graphics processors
- Image processors
- Radio DSPs
- Audio DSPs
- Security processors
- Power-management processor
-



NVIDIA Tegra SoC

- Apps processor ISA too large for base accelerator ISA
- IP bought from different places, each proprietary ISA
- Home-grown ISA cores
- Over a dozen ISAs on some SoCs – each with unique software stack

Do we need all these different ISAs?

Must they be proprietary?



*What if there was one free and open
ISA everyone could use for
everything?*



What is RISC-V?

- A high-quality, license-free, royalty-free RISC ISA specification originally from UC Berkeley
- Standard maintained by non-profit RISC-V Foundation
- Suitable for all types of computing system, microcontrollers to supercomputers
- Numerous proprietary and open-source cores
- Experiencing rapid uptake in industry and academia
- Supported by growing shared software ecosystem
- A work in progress...

RISC-V in Education, new books!





What's Different about RISC-V?

- **Simple**
 - Far smaller than other commercial ISAs
- **Clean-slate design**
 - Clear separation between user and privileged ISA
 - Avoids μ architecture or technology-dependent features
- A **modular** ISA
 - Small standard base ISA
 - Multiple standard extensions
- Designed for **extensibility/specialization**
 - Variable-length instruction encoding
 - Vast opcode space available for instruction-set extensions
- **Stable**
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions



RISC-V Base Plus Standard Extensions

- Four base integer ISAs
 - RV32E, RV32I, RV64I, RV128I
 - Only <50 hardware instructions needed for base
- Standard extensions
 - M: Integer multiply/divide
 - A: Atomic memory operations (AMOs + LR/SC)
 - F: Single-precision floating-point
 - D: Double-precision floating-point
 - G = IMAFD, “General-purpose” ISA
 - Q: Quad-precision floating-point
 - C: compressed 16b encodings for 32b instructions
- All the above are a fairly standard RISC encoding in a fixed 32-bit instruction format

RV32I



②

③

RISC-V Reference Card ④

Base Integer Instructions (32 64 128)			
Category	Name	Fmt	RV(32 64 128) Base
Loads	Load Byte	I	LB rd, rs1, imm
	Load Halfword	I	LH rd, rs1, imm
	Load Word	I	LW rd, rs1, imm
	Load Byte Unsigned	I	LBU rd, rs1, imm
	Load Half Unsigned	I	LHU rd, rs1, imm
Stores	Store Byte	S	SB rs1, rs2, imm
	Store Halfword	S	SH rs1, rs2, imm
	Store Word	S	SW rs1, rs2, imm
Shifts	Shift Left	R	SLL rd, rs1, rs2, imm
	Shift Left Immediate	I	SLLI rd, rs1, shamt, imm
	Shift Right	R	SRL rd, rs1, rs2, imm
	Shift Right Immediate	I	SRLI rd, rs1, shamt, imm
	Shift Right Arithmetic	R	SRA rd, rs1, rs2, imm
	Shift Right Arith Imm	I	SRAI rd, rs1, shamt, imm
Arithmetic	ADD	R	ADD rd, rs1, rs2, imm
	ADD Immediate	I	ADDI rd, rs1, imm, imm
	SUBtract	R	SUB rd, rs1, rs2, imm
	Load Upper Imm	U	LUI rd, imm
	Add Upper Imm to PC	U	AUIPC rd, imm
Logical	XOR	R	XOR rd, rs1, rs2, imm
	XOR Immediate	I	XORI rd, rs1, imm, imm
	OR	R	OR rd, rs1, rs2, imm
	OR Immediate	I	ORI rd, rs1, imm, imm
	AND	R	AND rd, rs1, rs2, imm
AND Immediate	I	ANDI rd, rs1, imm, imm	
Compare	Set <	R	SLT rd, rs1, rs2, imm
	Set < Immediate	I	SLTI rd, rs1, imm, imm
	Set < Unsigned	R	SLTU rd, rs1, rs2, imm
	Set < Imm Unsigned	I	SLTIU rd, rs1, imm, imm
Branches	Branch =	SB	BEQ rs1, rs2, imm
	Branch ≠	SB	BNE rs1, rs2, imm
	Branch <	SB	BLT rs1, rs2, imm
	Branch ≥	SB	BGE rs1, rs2, imm
	Branch < Unsigned	SB	BLTU rs1, rs2, imm
	Branch ≥ Unsigned	SB	BGEU rs1, rs2, imm
Jump & Link	J&L	UJ	JAL rd, imm
	Jump & Link Register	I	JALR rd, rs1, imm
Synch	Synch thread	I	FENCE
	Synch Instr & Data	I	FENCE.I
System	System CALL	I	SCALL
	System BREAK	I	SBREAK
Counters	Read CYCLE	I	RDCYCLE rd
	Read CYCLE upper Half	I	RDCYCLEH rd
	Read TIME	I	RDTIME rd
	Read TIME upper Half	I	RDTIMEH rd
	Read INSTR RETired	I	RDINSTRRET rd
	Read INSTR Upper Half	I	RDINSTRRETH rd

+14
Privileged


+ 8 for M

+ 34
for F, D, Q

+ 46 for C

+ 11 for A

32-bit Instruction Formats



RV32I / RV64I / RV128I + M, A, F, D, Q, C

RISC-V "Green Card"

RISC-V ①			②			③			RISC-V Reference Card ④										
Base Integer Instructions (32[64]128)				RV Privileged Instructions (32[64]128)				3 Optional FP Extensions: RV32{FID}Q				Optional Compressed Instructions: RVC							
Category	Name	Fmt	RV(32[64]128) Base	Category	Name	Fmt	RV mnemonic	Category	Name	Fmt	RV{FID}Q (HP/SP,DP,QP)	Category	Name	Fmt	RVC				
Loads	Load Byte	I	LB rd,rs1,imm	CSR Access	Atomic R/W	R	CSRWR rd,csr,rs1	Load	Load I	FL{W,D,Q} rd,rs1,imm	Stores	Load Word	CL	c.LW rd',rs1',imm					
	Load Halfword	I	LH rd,rs1,imm		Atomic Read & Set Bit	R	CSRRS rd,csr,rs1		Store S	FS{W,D,Q} rs1,rs2,imm		CI	c.LWSP rd,imm	Load Double Word	CL	c.LD rd',rs1',imm			
	Load Word	I	LW{D,Q} rd,rs1,imm		Atomic Read & Clear Bit	R	CSRRC rd,csr,rs1		Arithmetic	ADD		R	FADD.{S,D,Q} rd,rs1,rs2	Load Double SP	CI	c.LWSP rd,imm			
	Load Byte Unsigned	I	LBUI rd,rs1,imm		Atomic R/W Imm	R	CSRRWI rd,csr,imm		SUBtract	R		FSUB.{S,D,Q} rd,rs1,rs2	Load Quad	CL	c.LQ rd',rs1',imm				
	Load Half Unsigned	I	LHUI{W,D}U rd,rs1,imm		Atomic Read & Set Bit Imm	R	CSRRSI rd,csr,imm		MULTiply	R		FMUL.{S,D,Q} rd,rs1,rs2	Load Quad SP	CI	c.LQSP rd,imm				
Stores	Store Byte	S	SB rs1,rs2,imm	Atomic Read & Clear Bit Imm	R	CSRRCI rd,csr,imm	DIVIDE	R	FDIV.{S,D,Q} rd,rs1,rs2	Load Byte Unsigned	CL	c.LBU rd',rs1',imm							
	Store Halfword	S	SH rs1,rs2,imm	Change Level	Env. Call	R	ECALL	SQare Root	R	FSQRT.{S,D,Q} rd,rs1	Float Load Word	CL	c.FLW rd',rs1',imm						
	Store Word	S	SW{D,Q} rs1,rs2,imm	Environment Return	R	EBREAK	Mul-Add	Multiply-ADD	R	FMADD.{S,D,Q} rd,rs1,rs2,rs3	Float Load Double	CL	c.FLDW rd',rs1',imm						
Shifts	Shift Left	R	SLL{W,D} rd,rs1,rs2	Environment Breakpoint	R	EBREAK	Negative Multiply-SUBtract	R	FMSUB.{S,D,Q} rd,rs1,rs2,rs3	Float Load Word SP	CI	c.FLWSP rd,imm							
	Shift Left Immediate	I	SLLI{W,D} rd,rs1,shamt	Environment Return	R	ERET	Negative Multiply-SUBtract	R	FMSUB.{S,D,Q} rd,rs1,rs2,rs3	Float Load Double SP	CI	c.FLDSP rd,imm							
	Shift Right	R	SRL{W,D} rd,rs1,rs2	Trap Redirect to Supervisor	R	MRTS	Negative Multiply-ADD	R	FMNADD.{S,D,Q} rd,rs1,rs2,rs3	Stores	Store Word	CS	c.SW rs1',rs2',imm						
	Shift Right Immediate	I	SRLI{W,D} rd,rs1,shamt	Redirect Trap to Hypervisor	R	MRTH	Sign Inject	SIGN source	R	PSGNJ.{S,D,Q} rd,rs1,rs2	Store Word SP	CS	c.SWSP rs2,imm						
	Shift Right Arithmetic	R	SRA{W,D} rd,rs1,rs2	Hypervisor Trap to Supervisor	R	WFTS	Negative SIGN source	R	PSGNJN.{S,D,Q} rd,rs1,rs2	Store Double	CS	c.SD rs1',rs2',imm							
Shift Right Arith Imm	I	SRAI{W,D} rd,rs1,shamt	Interrupt Wait for Interrupt	R	WFI	Xor SIGN source	R	PSGNJX.{S,D,Q} rd,rs1,rs2	Store Double SP	CS	c.SDSP rs2,imm								
Arithmetic	ADD Immediate	R	ADD{W,D} rd,rs1,rs2	Supervisor FENCE	R	SFENCE.VM rs1	Min/Max	MINimum	R	FMIN.{S,D,Q} rd,rs1,rs2	Store Quad SP	CS	c.SQSP rs1',rs2',imm						
	ADD Immediate	I	ADDI{W,D} rd,rs1,imm	Optional Multiply-Divide Extension: RV32M				MAXimum	R	FMAX.{S,D,Q} rd,rs1,rs2	Store Quad SP	CS	c.SQ rs1',rs2',imm						
	SUBtract	R	SUB{W,D} rd,rs1,rs2	Category	Name	Fmt	RV32M (Mult-Div)	Compare Float >	R	FEGT.{S,D,Q} rd,rs1,rs2	Store Quad SP	CS	c.SQSP rs2,imm						
	Load Upper Imm	U	LUI rd,imm	MULTiply	MULTiply	R	MUL{W,D} rd,rs1,rs2	Compare Float <	R	FLT.{S,D,Q} rd,rs1,rs2	Store Quad SP	CS	c.SQSP rs1',rs2',imm						
	Add Upper Imm to PC	U	AUIPC rd,imm	MULTiply upper Half	R	MULH rd,rs1,rs2	MULTiply upper Half Sign/Uns	R	MULHSU rd,rs1,rs2	Store Quad SP	CS	c.SQSP rs2,imm							
Logical	XOR	R	XOR rd,rs1,rs2	MULTiply upper Half Uns	R	MULHU rd,rs1,rs2	Compare Float ≤	R	PLE.{S,D,Q} rd,rs1,rs2	Store Quad SP	CS	c.SQSP rd',rs1',imm							
	XOR Immediate	I	XORI rd,rs1,imm	Divide	DIVIDE	R	DIV{W,D} rd,rs1,rs2	Organize	R	PCCLASS.{S,D,Q} rd,rs1	Store Quad SP	CS	c.SQSP rd,imm						
	OR	R	OR rd,rs1,rs2	DIVIDE	DIVIDE	R	DIVU rd,rs1,rs2	Move	Move from Integer	R	FMV.S.X rd,rs1	Store Quad SP	CS	c.SQSP rd,imm					
	OR Immediate	I	ORI rd,rs1,imm	DIVIDE	DIVIDE	R	DIVU rd,rs1,rs2	Move to Integer	R	FMV.X.S rd,rs1	Store Quad SP	CS	c.SQSP rd,imm						
	AND	R	AND rd,rs1,rs2	Remainder Remainder	R	REM{W,D} rd,rs1,rs2	Convert from Int Unsigned	R	FCVT.{S,D,Q}.W rd,rs1	Store Quad SP	CS	c.SQSP rd,imm							
AND Immediate	I	ANDI rd,rs1,imm	Remainder Remainder	R	REMU{W,D} rd,rs1,rs2	Convert from Int Unsigned	R	FCVT.{S,D,Q}.WU rd,rs1	Store Quad SP	CS	c.SQSP rd,imm								
Compare	Set < Immediate	R	SLT rd,rs1,rs2	Optional Atomic Instruction Extension: RVA				Convert to Int Unsigned	R	FCVT.WU.{S,D,Q} rd,rs1	Store Quad SP	CS	c.SQSP rd,imm						
	Set < Unsigned	R	SLTU rd,rs1,rs2	Category	Name	Fmt	RV(32[64]128)A (Atomic)	Convert to Int Unsigned	R	FCVT.WU.{S,D,Q} rd,rs1	Store Quad SP	CS	c.SQSP rd,imm						
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm	Load Load Reserved	R	LR.{W,D,Q} rd,rs1	Configuration Read State	R	FCRSCR rd	Store Quad SP	CS	c.SQSP rd,imm							
	Branch =	SB	BEQ rs1,rs2,imm	Store Store Conditiona	R	SC.{W,D,Q} rd,rs1,rs2	Read Rounding Mode	R	FRFR rd	Store Quad SP	CS	c.SQSP rd,imm							
	Branch ≠	SB	BNE rs1,rs2,imm	Swap	R	SWAP rd,rs1,rs2	Read Flags	R	FRFLAGS rd	Store Quad SP	CS	c.SQSP rd,imm							
Branch >	SB	BLT rs1,rs2,imm	Add	R	AMOADD.{W,D,Q} rd,rs1,rs2	Swap Status Reg	R	FRSR rd,rs1	Store Quad SP	CS	c.SQSP rd,imm								
Branch >=	SB	BGE rs1,rs2,imm	Logical	R	AMOXOR.{W,D,Q} rd,rs1,rs2	Swap Rounding Mode	R	FRSM rd,rs1	Store Quad SP	CS	c.SQSP rd,imm								
Branch <=	SB	BGEU rs1,rs2,imm	AND	R	AMOAND.{W,D,Q} rd,rs1,rs2	Swap Flags	R	FRSFLG rd,rs1	Store Quad SP	CS	c.SQSP rd,imm								
Branch <= Unsigned	SB	BLTU rs1,rs2,imm	OR	R	AMOOR.{W,D,Q} rd,rs1,rs2	Swap Rounding Mode Imm	R	FRSMI rd,imm	Store Quad SP	CS	c.SQSP rd,imm								
Branch >= Unsigned	SB	BGEU rs1,rs2,imm	MINimum	R	AMOMIN.{W,D,Q} rd,rs1,rs2	Swap Flags Imm	R	FRSFLGSI rd,imm	Store Quad SP	CS	c.SQSP rd,imm								
Jump & Link	J&L	UJ	JAL rd,rs1,imm	MAXimum	R	AMOMAX.{W,D,Q} rd,rs1,rs2	3 Optional FP Extensions: RV{64}128{FID}Q				Store Quad SP	CS	c.SQSP rd,imm						
	Jump & Link Register	I	JALR rd,rs1,imm	MINimum Unsigned	R	AMOMINU.{W,D,Q} rd,rs1,rs2	Category	Name	Fmt	RV{FID}Q (HP/SP,DP,QP)	Store Quad SP	CS	c.SQSP rd,imm						
	Synch	I	FENCE	MAXimum Unsigned	R	AMOMAXU.{W,D,Q} rd,rs1,rs2	Move	Move from Integer	R	FMV.{D,Q}.X rd,rs1	Store Quad SP	CS	c.SQSP rd,imm						
System	System CALL	I	SCALL	16-bit (RVC) and 32-bit Instruction Formats				Move to Integer	R	FMV.X.{D,Q} rd,rs1	Store Quad SP	CS	c.SQSP rd,imm						
	System BREAK	I	SBREAK	CI	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	func4	rd/rs1	rs2	imm	op	R	31 30 25 24 21 20 19 15 14 12 11 8 7 6 0	func7	imm[11:0]	rs1	func3	rd	opcode	op
	Counters	I	RDCYCLE rd	func3	imm	rd/rs1	rs2	imm	op	I	func3	imm	rs1	func3	rd	opcode	op		
	ReadD CYCLE upper Half	I	RDCYCLEH rd	func3	imm	imm	rs1	rs2	op	I	func3	imm	rs1	func3	rd	opcode	op		
	Read TIME	I	RDTIME rd	func3	imm	imm	rs1	rs2	op	I	func3	imm	rs1	func3	rd	opcode	op		
Read TIME upper Half	I	RDTIMEH rd	func3	imm	imm	rs1	rs2	op	I	func3	imm	rs1	func3	rd	opcode	op			
Read INSTR RETired	I	RDINSTRRET rd	func3	imm	rs1	imm	rs2	op	I	func3	imm	rs1	func3	rd	opcode	op			
Read INSTR THRESH	I	RDINSTRTHRESH rd	func3	imm	rs1	imm	rs2	op	I	func3	imm	rs1	func3	rd	opcode	op			
Jump & Link	Jump	CJ	CJ imm	func3	offset	rs1	offset	op	U	func3	imm	rs1	func3	rd	opcode	op			
	Jump Register	CR	CJR rd,rs1	func3	imm	rs1	imm	rs2	op	U	func3	imm	rs1	func3	rd	opcode	op		
	Jump & Link Register	CJ	CJAL imm	func3	imm	rs1	imm	rs2	op	U	func3	imm	rs1	func3	rd	opcode	op		
System	Env. BREAK	CI	c.EBREAK	func3	imm	rs1	imm	rs2	op	U	func3	imm	rs1	func3	rd	opcode	op		
				func3	imm	rs1	imm	rs2	op	U	func3	imm	rs1	func3	rd	opcode	op		

Outline

- RISC-V ISA Overview
- RISC-V Foundation Overview & Growth
- RISC-V Use Case Examples
 - NVIDIA and Western Digital
- Summary



RISC-V Foundation Overview

- Incorporated August, 2015 as a 501c6 non-profit Foundation
- Membership Agreement & Bylaws ratified December 2016
- The RISC-V ISA and related standards shall remain open and license-free to all parties
 - RISC-V ISA specifications shall always be publicly available as an online download
- The compatibility test suites shall always be publicly available as a source code download
- To protect the standard, only members (with commercial RISC-V products) of the Foundation in good standing can use “RISC-V” and associated trademarks, and only for devices that pass the tests in the open-source compatibility suites maintained by the Foundation




RISC-V Foundation 100+ Members



26 March 2018

RISC-V Foundation Growth History

August 2015 to November 2017



Foundation Organization

- The Board of Directors consists of seven+ members, whose replacements are elected by the membership
- The Board can amend the By-Laws of the RISC-V foundation via a two-thirds affirmative vote
- The Board appoints chairs of ad-hoc committees to address issues concerning RISC-V, and has the final vote of approval of the recommendation of the ad-hoc committees.
 - Technical Committee Chair – Yunsup Lee, SiFive
 - Marketing Committee Chair – Ted Marena, Microsemi
- All members of committees must be members of the RISC-V Foundation



RISC-V Foundation Board of Directors

- Krste Asanović, Chairman
 - Professor in the EECS Department at UC Berkeley
- David Patterson, Vice-Chairman
 - Google Architect, Retired Professor Computer Science UC Berkeley
- Zvonimir Bandić
 - Senior Director of Next Generation Platform Technologies at Western Digital Corporation
- Charlie Hauck
 - CEO of Bluespec Inc.
- Rob Oshana
 - Director Global SW Development at NXP
- Frans Sijstermans
 - Vice President Engineering at NVIDIA
- Ted Speers
 - Technical Fellow, Head of Product Architecture for Microsemi's SoC Group

Some RISC-V Workshop Stats...

- 1st RISC-V workshop Jan 14-15, 2015 in Monterey, CA
 - Sold out: 144 (33 companies & 14 universities) [Slides & videos can be found here](#)
- 2nd RISC-V workshop Jun 29-30, 2015 at UC Berkeley, CA
 - Sold out: 120 (30 companies & 20 universities) [Slides & videos can be found here](#)
- 3rd RISC-V workshop Jan 5-6, 2016 at Oracle Redwood City, CA
 - Sold out: 157 (42 companies & 26 universities) [Slides & videos can be found here](#)
- 4th RISC-V workshop Jul 12-13, 2016 at MIT Cambridge, MA
 - Sold out: 252 (63 companies & 42 universities) [Slides & videos can be found here](#)
- 5th RISC-V workshop Nov 29-30, 2016 at Google Mountain View, CA
 - Sold out: 350 (107 companies & 29 universities) [Slides & videos can be found here](#)
- 6th RISC-V workshop May 8-11, 2017 at NVIDIA / SJTU Shanghai, China
 - Sold out: 287 (52 companies & 27 universities) [Slides & videos can be found here](#)
- 7th RISC-V workshop Nov 28-30, 2017 at Western Digital Milpitas, CA
 - Sold out: 498 (138 companies & 35 universities) [Slides & videos can be found here](#)

Outline

- RISC-V ISA Overview
- RISC-V Foundation Overview & Growth
- RISC-V Use Case Examples
 - NVIDIA and Western Digital
- Summary



6th RISC-V Workshop - May 8th – 11th , 2017 Shanghai China

Following slides excerpt from Frans Sijstermans, VP Engineering,
NVIDIA Keynote Address - Full [presentation is here](#)



NVIDIA



Falcon's history

- Embedded in 15+ designs
- Taped out in ~50 chips
- Shipped ~3 billion times
- No stop-ship bugs

Falcons shipped estimate	
dGPU Volume /year	50M*
Years Falcon shipping	10
Avg. #Falcons / GPU	10
Avg. NVIDIA market share	60%
Total shipped	3 billion

<http://www.anandtech.com/show/10864/discrete-desktop-gpu-market-trends-q3-2016>

Selecting the next architecture

Technical criteria

- >2x performance of Falcon
- <2x area cost of Falcon
- Support for caches as well tightly coupled memories
- 64-bit addresses
- Suitable for modern OS

Considered architectures

- ARM
- Imagination Technologies MIPS
- Synopsys ARC
- Cadence Tensilica
- RISC-V

Why RISC-V for Falcon Next

RISC-V is the only architecture that meets all our criteria

https://riscv.org/wp-content/uploads/2016/07/Tue1100_Nvidia_RISCV_Story_V2.pdf

Item	Requirement	ARM A53	ARM A9	ARM R5	RISC-V Rocket	NV RISC-V
Core perf	>2x falcon	Yes	Yes	Yes	Yes	Yes
Area (16ff)	<0.1mm^2	No	No	Yes	Yes	Yes
Security	Yes	TZ	TZ	No	Yes	Yes
TCM	Yes	Yes	No	Yes	No	Yes
L1 I/D \$	Yes	Yes	Yes	Yes	Yes	Yes
Addressing	64bit	Yes	No	No	Yes	Yes
Extensible ISA	Yes	No	No	No	Yes	Yes
Safety (ECC/Parity)	Yes	Yes	Yes	Yes	Yes	Yes
Functional Simulation model	Yes	Yes	No	No	No	Yes



7th RISC-V Workshop - November 28th –
30th, 2017 Milpitas, California

Western Digital®



Following slides excerpt from
Martin Fink, CTO, Western Digital
Keynote Address
Full [presentation is here](#)

RISC-V Meets the Needs of Big Data and Fast Data

Big Data

Predictive Analytics




Autonomous Machines



Fast Data

Genomics



Safety & Security



Machine Learning




Private Exchange



 RISC-V

RISC-V Enables Purpose-Built Environments for Big Data and Fast Data Applications



Driving Momentum

Western Digital ships in excess of
1 Billion cores per year
...and we expect to **double that.**

Accelerating the RISC-V Ecosystem

Western Digital to contribute one billion cores annually to fuel RISC-V

1

Support development of open source IP building blocks for the community

2

Actively partner and invest in the ecosystem

3

Accelerate development of purpose-built processors for a broad range of Big Data and Fast Data environments

4

Multi-year transition of Western Digital devices, platforms and systems to RISC-V purpose-built architectures



RISC-V Barcelona Workshop

May 7th – 10th, 2018

- Co-Hosted at the Barcelona Supercomputing Center (BSC) and Universitat Politècnica de Catalunya (UPC)
- Co-Sponsored by NXP and Western Digital



Western Digital[®]



UNIVERSITAT POLITÈCNICA
DE CATALUNYA
BARCELONATECH



**Barcelona
Supercomputing
Center**
Centro Nacional de Supercomputación





RISC-V ISA & Foundation Summary

- The free and open RISC-V ISA is enabling a new innovation frontier across all computing devices
- Strong Industry Support
 - 100+ members; Broad commercial and academic interest
- RISC-V Twitter [@risc_v](http://twitter.com/risc_v)
- RISC-V LinkedIn Page
 - <http://www.linkedin.com/company/risc-v-foundation>