

LOWERING BARRIERS FOR NEMS & MEMS TECHNOLOGIES

Andrew Fung and Qader Qureshi. CMC Microsystems

Passive Silicon Interposer Platform with TSVs for Multi-Technology Integration


Why interposers?

- Digital society demands increasing interconnectedness: power efficiency, compactness, ultra-high-speed computing integration.
- Moore's Law Si scaling is becoming cost prohibitive, relying on advanced packaging to push limits of a tech node.
- Supply trend: more heterogenous integration required for implementation of 5G, and AI.
- BUT, high cost of entry!


	PCB	Interposer
Line width	75 μm (3 mils)	5 μm (0.2 mil)
Line spacing	75 μm	5 μm
Line thickness	30 μm	1 μm
Relative Dielectric Const.	4.3	4
Loss tangent	0.025	0.0015
Spacing between layers	165 μm	1.5 μm
Wiring density	130 lines / cm sq.	600 lines / cm sq.

- Very small sizes:
 - 400 μm thickness
 - 2 top RDL
 - 1 bottom RDL
 - 5 μm metal width/spacing
- TSV diameter: 100 μm
- TSV pitch: 500 μm
- $\frac{1}{15}$ Width PCB metal
- $\frac{1}{2}$ thick bare die

FLEXIBLE PROTO IP Vendors




RAPID DEMO SoC Developers




- HW module for evaluation of IP variants
- Close to final product: Speed, Size, Power
- With BGA, interposer unit can be early field unit, then replaced with SoC

Method



- We start-off with an 8" wafer
- Pattern (array) TSVs uniformly across whole wafer
- No scribes or free area
- Removes limits to design size
- Standard tiles or custom arrays




Four process modules:

- TSV Array formation
- Top-side patterning
- Bottom-side patterning
- Component placement

Modular approach:

- Wafer hand-off mirrored
- Finished product
- Intercept manufacturing flow outside of validated network




- Ball drop bumping
- Stencil print
- Solder bumping
- Standard BGA: 100 μm diameter 1mm pitch
- Underfill

Die interconnect by flip-chip or wire bonding



User's Guides, Training Kits, Rules Decks and Design Tutorials

- Tanner Tools currently deployed
 - Curve tools add-on by softMEMS with G-S-G RF trace capability
 - Primitives, Cells for Pads, Contacts, TSV arrays and TSV connections
- Design rules always up to date
- Library of standard components
- Common surface mount and WLCSP footprints



DRC Rules in User's Guide

- Carry-out DRC, LVS before submitting the design
- Migrate your PCB designs




In this design, the pitch of BGA bumps is 1mm in the x-direction and 2mm in the y-direction.

Vias going down to the bottom layer with BMET1 pad for BGA bump


Routing GND on the bottom metal (Can also use a low-resistance ground plane)

Results


- Test chip with Process Control Module (PCM):
- Each supplier fabricates a PCM
 - Choosing supplier according to test chip results



Reference design 1 – Compact BLE sensor node




PCM – 4pt resistance




Tests:

- 4-point resistance
- Contact chain
- Max current
- Continuity and Isolation
- S-Params on G-S-G

- Light, temp sensors, accelerometer, CC2640 MCU, coin cell
- Antenna incorporated on silicon interposer
- Sharing common blocks of circuitry with users
- Library of schematics, layouts




Early PCB prototype



Silicon prototype

Future development

Enhancement to poly Si TSV RDL variants: Al, Cu, Au



- New era of innovation not just in the chip but the packaging.
- Chip, package, board and system designers manage numerous multiphysics challenges that increase the risk of failure.
- Main issues: power integrity, signal integrity, reliability, electromagnetic cross-talk, thermal-mechanical effects pose significant hurdles for design closure.

About CMC

CAD

State-of-the-art environments for successful design

- Selection of high-performance Computer Aided Design (CAD) tools and design environments
- Available via desktop or through CMC Cloud
- User guides, application notes, training materials and courses

CMC.ca/CAD

FAB

Services for making working prototypes

- Multi-project wafer services with affordable access to foundries worldwide
- Fabrication and travel assistance to prototype at a university-based lab
- Value added packaging and assembly services
- In-house expertise for first-time-right prototypes

CMC.ca/FAB

LAB

Device validation to system demonstration

- Access to platform-based microsystems design and prototyping environments
- Access to test equipment on loan
- Access to contract engineering services

CMC.ca/LAB

CAD: PDKs, training

Over 500 CAD tools and modules

Over 5000 individual users annually

... AND MORE

FAB: MPW services, Packaging & Assembly

LAB: Development systems, equipment rental

