




A Free and Open ISA  
Enabling a Diversity of  
CPU Cores and Accelerators

Guy Lemieux

CEO



**VectorBlox**  
embedded supercomputing

Professor



**a place of mind**

THE UNIVERSITY OF BRITISH COLUMBIA

ISCC


**RISC-V**

***Not so long ago in  
academia far, far away,  
researchers at UC Berkeley  
started a 3 month project  
to design a new open ISA...***

# What is RISC-V?


- 5<sup>th</sup> generation RISC Instruction Set Architecture (UC Berkeley)
  - Andrew Waterman, Yunsup Lee, Dave Patterson, Krste Asanovic
  - First public specification released in May 2011
- High-quality, license-free, royalty-free ISA spec.
  - Microcontrollers to supercomputers
- Standard maintained by [RISC-V Foundation](#)





# Arduino Cinque

Announced at Bay Area Maker Faire ,  
May 20, 2017



# RISC-V ISA "Green Card"



①

②

③


RISC-V Reference Card ④

Base Integer Instructions (32 64 128)				RV Privileged Instructions (32 64 128)				3 Optional FP Extensions: RV32{F D Q}				Optional Compressed Instructions: RVC										
Category	Name	Fmt	RV{32 64 128}I Base	Category	Name	Fmt	RV mnemonic	Category	Name	Fmt	RV{F D Q} (HP/SP,DP,QP)	Category	Name	Fmt	RVC							
<b>Loads</b>	Load Byte	I	LB rd,rs1,imm	<b>CSR Access</b>	Atomic R/W	R	CSR{RW} rd,csr,rs1	<b>Load</b>	Load	I	FL{W,D,Q} rd,rs1,imm	<b>Loads</b>	Load Word	CL	C.LW rd',rs1',imm							
	Load Halfword	I	LH rd,rs1,imm		Atomic Read & Set Bit	R	CSR{RS} rd,csr,rs1		<b>Store</b>	Store	S		FS{W,D,Q} rs1,rs2,imm	Load Word SP	CI	C.LWSP rd,imm						
	Load Word	I	LW{D Q} rd,rs1,imm		Atomic Read & Clear Bit	R	CSR{RC} rd,csr,rs1			<b>Arithmetic</b>	ADD		R	FADD.{S D Q} rd,rs1,rs2	Load Double	CL	C.LD rd',rs1',imm					
	Load Byte Unsigned	I	LBU rd,rs1,imm		Atomic R/W Imm	R	CSR{RWI} rd,csr,imm				SUBtract		R	FSUB.{S D Q} rd,rs1,rs2	Load Double SP	CI	C.LWSP rd,imm					
	Load Half Unsigned	I	LHU{D Q} rd,rs1,imm		Atomic Read & Set Bit Imm	R	CSR{RSI} rd,csr,imm				MULTIPLY		R	FMUL.{S D Q} rd,rs1,rs2	Load Quad	CL	C.LQ rd',rs1',imm					
							DIVIDE	R			FDIV.{S D Q} rd,rs1,rs2	Load Quad SP	CI	C.LQSP rd,imm								
<b>Stores</b>	Store Byte	S	SB rs1,rs2,imm	<b>Change Level</b>	Env. Call	R	ECALL	<b>Mul-Add</b>	Multiply-ADD		R	FMADD.{S D Q} rd,rs1,rs2,rs3	<b>Stores</b>	Store Word	CS	C.SW rs1',rs2',imm						
	Store Halfword	S	SH rs1,rs2,imm		Environment Breakpoint	R	EBREAK		Multiply-SUBtract	R	FMSUB.{S D Q} rd,rs1,rs2,rs3	Store Double		CS	C.SD rs1',rs2',imm							
	Store Word	S	SW{D Q} rs1,rs2,imm		Environment Return	R	ERET		NEGative Multiply-SUBtract	R	FMNSUB.{S D Q} rd,rs1,rs2,rs3	Store Double SP		CI	C.LWSP rd,imm							
<b>Shifts</b>	Shift Left	R	SLL{W D} rd,rs1,rs2	<b>Trap Redirect to Supervisor</b>	Redirect Trap to Hypervisor	R	MRTS	<b>Sign Inject</b>	SIGN source	R	FSGNJ.{S D Q} rd,rs1,rs2	<b>Min/Max</b>	MINimum	R	FMIN.{S D Q} rd,rs1,rs2							
	Shift Left Immediate	I	SLLI{W D} rd,rs1,shamt		Hypervisor Trap to Supervisor	R	MRTS		NEGative SIGN source	R	FSGNJN.{S D Q} rd,rs1,rs2		MAXimum	R	FMAX.{S D Q} rd,rs1,rs2							
	Shift Right	R	SRL{W D} rd,rs1,rs2		<b>Interrupt</b>	Wait for Interrupt	R		WFI	Xor SIGN source	R		FSGNJX.{S D Q} rd,rs1,rs2	<b>Compare</b>	Compare Float	R	FEQ.{S D Q} rd,rs1,rs2					
	Shift Right Immediate	I	SRLI{W D} rd,rs1,shamt			<b>MMU</b>	Supervisor FENCE		R	SFENCE.VM rs1	MINimum		R		FMIN.{S D Q} rd,rs1,rs2	Compare Float <	R	FLT.{S D Q} rd,rs1,rs2				
	Shift Right Arithmetic	R	SRA{W D} rd,rs1,rs2				<b>Optional Multiply-Divide Extension: RV32M</b>		<b>Category</b>	<b>Name</b>	<b>Fmt</b>		<b>RV32M (Mult-Div)</b>		<b>Convert</b>	Convert from Int	R	FCVT.{S D Q}.W rd,rs1	Compare Float <=	R	FLE.{S D Q} rd,rs1,rs2	
Shift Right Arith Imm	I	SRAI{W D} rd,rs1,shamt	<b>Optional Atomic Instruction Extension: RVA</b>	<b>Category</b>	<b>Name</b>			<b>Fmt</b>				<b>RV{32 64 128}A (Atomic)</b>				Convert from Int Unsigned	R	FCVT.W.{S D Q} rd,rs1	Classify Typ	R	FCLASS.{S D Q} rd,rs1	
																<b>Load</b>	Load Reserved	R	LR.{W D Q} rd,rs1	Move	R	FMV.S.X rd,rs1
							<b>Store</b>		Store Conditional	R	SC.{W D Q} rd,rs1,rs2		Move to Integer	R			FMV.X.S rd,rs1	Float Store Double SP	CS	C.FSDSP rd,imm		
				<b>Swap</b>	SWAP	R		AMOSWAP.{W D Q} rd,rs1,rs2	Convert to Int Unsigned	R	FCVT.WU.{S D Q} rd,rs1	<b>Configuration</b>	Read Stat	R			FRCSR rd					
					<b>Add</b>	ADD		R	AMOADD.{W D Q} rd,rs1,rs2	Logical	R		FMV.X.{D Q} rd,rs1	Read Rounding Mode	R	FRRM rd						
						<b>Logical</b>	XOR	R	AMOXOR.{W D Q} rd,rs1,rs2	Swap Status Reg	R		FRFCSR rd,rs1	Read Flags	R	FRFLAGS rd						
				<b>AND</b>			AND	R	AMOAND.{W D Q} rd,rs1,rs2	Swap Rounding Mode	R		FRSRM rd,rs1	Swap Flags	R	FRSFLGS rd,rs1						
					<b>OR</b>		OR	R	AMOOR.{W D Q} rd,rs1,rs2	Swap Rounding Mode Imm	I		FRSRI rd,imm	Swap Flags Imm	I	FRSFLGSI rd,imm						
						<b>MIN/Max</b>	MINimum	R	AMOMIN.{W D Q} rd,rs1,rs2	<b>3 Optional FP Extensions: RV64{128}{F D Q}</b>	<b>Category</b>	<b>Name</b>	<b>Fmt</b>	<b>RV{F D Q} (HP/SP,DP,QP)</b>	<b>Move</b>	Move from Integer	R	FMV.{D Q}.X rd,rs1				
				<b>MAXimum</b>			MAXimum	R	AMOMAX.{W D Q} rd,rs1,rs2							Move to Integer	R	FMV.X.{D Q} rd,rs1	<b>Convert</b>	Convert from Int	R	FCVT.{S D Q}.L rd,rs1
					<b>MINimum Unsigned</b>		MINimum Unsigned	R	AMOMINU.{W D Q} rd,rs1,rs2							Convert from Int Unsigned	R	FCVT.{S D Q}.L{T U} rd,rs1		Convert to Int	R	FCVT.L{T U}.S rd,rs1
						<b>MAXimum Unsigned</b>	MAXimum Unsigned	R	AMOMAXU.{W D Q} rd,rs1,rs2	Convert to Int	R	FCVT.L{T U}.S{D Q} rd,rs1	Convert to Int Unsigned	R		FCVT.L{T U}.S{D Q} rd,rs1						
<b>16-bit (RVC) and 32-bit Instruction Formats</b>																						
<b>Counters</b>	ReaD CYCLE	I	RDCYCLE rd	<b>CI</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	<b>R</b>	
	ReaD CYCLE upper Half	I	RDCYCLEH rd		func3	imm	rd/rs1	rs2	imm	op												
	ReaD TIME	I	RDTIME rd		func3	imm	imm	rs2	op													
	ReaD TIME upper Half	I	RDTIMEH rd		func3	imm	imm	rd'	op													
	ReaD INSTR RETired	I	RDINSTRET rd		func3	imm	rs1'	imm	rd'	op												
ReaD INSTR upper Half	I	RDINSTRETH rd	func3	imm	rs1'	imm	rs2'	op														
<b>System</b>	System CALL	I	SCALL	<b>CS</b>	func3	offset	rs1'	offset	op													
	System BREAK	I	SBREAK		func3	offset	rs1'	offset	op													
					func3	offset	rs1'	offset	op													
					func3	offset	rs1'	offset	op													
					func3	offset	rs1'	offset	op													
<b>Jump &amp; Link</b>	J&L	UJ	J&L rd,imm	<b>CJ</b>	func3	offset	jump target	op														
	Jump & Link Register	I	J&LR rd,rs1,imm		func3	offset	jump target	op														
					func3	offset	jump target	op														
					func3	offset	jump target	op														
					func3	offset	jump target	op														
<b>Synch</b>	Synch thread	I	FENCE	<b>CS</b>	func3	offset	jump target	op														
	Synch Instr & Data	I	FENCE_I		func3	offset	jump target	op														
					func3	offset	jump target	op														
					func3	offset	jump target	op														
					func3	offset	jump target	op														
<b>System</b>	System CALL	I	SCALL	<b>CJ</b>	func3	offset	jump target	op														
	System BREAK	I	SBREAK		func3	offset	jump target	op														
					func3	offset	jump target	op														
					func3	offset	jump target	op														
					func3	offset	jump target	op														
<b>Counters</b>	ReaD CYCLE	I	RDCYCLE rd	<b>CS</b>	func3	offset	jump target	op														
	ReaD CYCLE upper Half	I	RDCYCLEH rd		func3	offset	jump target	op														
	ReaD TIME	I	RDTIME rd		func3	offset	jump target	op														
	ReaD TIME upper Half	I	RDTIMEH rd		func3	offset	jump target	op														
	ReaD INSTR RETired	I	RDINSTRET rd		func3	offset	jump target	op														
ReaD INSTR upper Half	I	RDINSTRETH rd	func3	offset	jump target	op																
<b>System</b>	System CALL	I	SCALL	<b>CJ</b>	func3	offset	jump target	op														
	System BREAK	I	SBREAK		func3	offset	jump target	op														
					func3	offset	jump target	op														
					func3	offset	jump target	op														
					func3	offset	jump target	op														
<b>Jump &amp; Link</b>	J&L	UJ	J&L rd,imm	<b>CJ</b>	func3	offset	jump target	op														
	Jump & Link Register	I	J&LR rd,rs1,imm		func3	offset	jump target	op														
					func3	offset	jump target	op														
					func3	offset	jump target	op														
					func3	offset	jump target	op														
<b>System</b>	System CALL	I	SCALL	<b>CJ</b>	func3	offset	jump target	op														
	System BREAK	I	SBREAK		func3	offset	jump target	op														
					func3	offset	jump target	op														
					func3	offset	jump target	op														
					func3	offset	jump target	op														

# RISC-V Base + Standard Extensions


- Base < 50 instructions, 4 variants
  - 16 registers: RV32E
  - 32 registers: RV32I, RV64I, RV128I
- Standard ISA extensions
  - M: Integer multiply/divide
  - A: Atomic memory operations (AMOs + LR/SC)
  - F: Single-precision floating-point
  - D: Double-precision floating-point
  - Q: Quad-precision floating-point
- Fairly standard RISC encoding 32-bit instruction format (eg, MIPS)

# Base ISA Encoding: Always 32 Bits



- 32b x 32 registers (32b x 16 in “embedded”)
  - 64b, 128b variants
- **rd/rs1/rs2** in fixed location, no implicit registers
- Immediate field (instr[31]) always sign-extended

# Rich Instruction Encoding Space



base+4


base+2

base



# Compressed Instructions

- 16b encoding
  - Expands into one 32b instr.
  - 2-address forms (32 reg.)
  - 3-address forms (8 reg.)
- Implementation
  - Decoder ~700 gates
  - 16-bit instruction alignment
  - Compiler-oblivious




RISC-V smallest on SPECint2006


# RISC-V Growth

- Rapid uptake in industry + academia
  - Google, Micron, Samsung, Qualcomm, NVIDIA, NXP, WD, ...
- Growing open software ecosystem
- Variety of proprietary + open-source cores
  - Seeded by Rocket SoC Generator (open source)

# Survey: 26 RISC-V CPU Designs




- Low-performance microcontroller
- High-performance microcontroller / embedded CPU
- High-performance workstation class
- Enterprise class






# Survey: Standard Extensions




# Survey: Multicore


## Core Count



## big.LITTLE




# Survey: Availability



Status

- In development
- Works in research lab
- In a select few customer labs
- In many customer labs
- Fully shipping



Licensing

- open source
- for fee under license
- privately held / may be available at some point
- privately held / unavailable / please don't ask us
- it's complicated

# Core and Accelerator Choices

RISC-V enables two kinds of choices...

1. Choices as a user
  - Variety of RISC-V providers/products
  - Best selection / performance / availability / competitive prices
2. Choices a provider (SoC designer, cpu architect, ...)
  - Variety of design/implementation options
  - More value to users

# FPGA Soft Processor Choices

	ISA	Interconnect	Tool
Intel/Altera	Nios II	Avalon	Qsys
Xilinx	MicroBlaze	AXI	IPI
Lattice	Mico32	Wishbone3	MicoSystemBuilder
Microsemi	ARM M1	APB/AHP/AXI	SystemBuilder

- Highly fractured
  - No common ISA, closed-source CPUs
  - No common interconnect
  - No common system build tools
  - No common IP or software

How is any  
**IP Ecosystem**  
going to thrive?

# FPGAs + RISC-V

- **Healthy shared ecosystem, cross-platform potential (all vendors)**
- Members of RISC-V Foundation
  - Microsemi                      Rocket chip + SoftConsole IDE
  - Lattice
- FPGA-optimized soft cores
  - ORCA        VectorBlox            200 MHz pipelined (all vendors)
  - PicoRV32   Clifford Wolf        300+ MHz multicycle (Xilinx)
  - GRVI        Jan Gray                    1,000+ pipelined cores (Xilinx)

# Case Study: VectorBlox

- VectorBlox mission
  - Design custom vector accelerators
- But...
  - No access to soft processor source code
  - Hard ARM cores are inflexible
  - Fragmented ecosystems – very costly/risky for small IP Vendors
- VectorBlox ORCA <http://www.github.com/vectorblox/orca>
  - Open source RISC-V
  - Optional proprietary extensions
    - Lightweight vector: share the RISC-V ALU
    - Full vector: up to 256 parallel ALUs


# Vector Programming

## Data-level parallelism

```
for ( i=0; i<8; i++ )  
  A[i] = B[i] * C[i];
```


→

```
set VL, 8  
vmult A, B, C
```





# System Model



- Vector instructions **operate only on scratchpad**
  - Stream data through RISC V ALU
  - Address generators in hardware

# Lightweight Vector Extension (LVE)

```
Vadd    Vsub                // RV32I base (vectorized)
Vsll    Vsrl    Vsra
Vxor    Vor    Vand
Vslt    Vsltu

Vmul    Vmulh            // RV32M multiplication (vectorized)
Vdiv    Vrem

Vcmv_z  Vcmv_nz        // VectorBlox: conditional move
Vtype   // VectorBlox: data type, vector length
```

# FIR filter (12x speedup)

- RV32IM

```
00000030 <scalar_fir(long*, long*, long*, int, int)>:
30: 40e686b3      sub    a3,a3,a4
34: 06d05263      blez   a3,98 <.L6>
38: 00269693      slli  a3,a3,0x2
3c: 00271e13      slli  t3,a4,0x2
40: 00d50eb3      add   t4,a0,a3
44: 01c60e33      add   t3,a2,t3
48: 00100f13      li    t5,1
```

- RV32IM + LVE

```
00000000 <vector_fir(long*, long*, long*, int, int)>:
0: 000007b7      lui   a5,0x0
4: 00e7a023      sw    a4,0(a5)
8: 40e686b3      sub   a3,a3,a4
c: 02d05063      blez   a3,2c <.L1>
10: 00269693      slli  a3,a3,0x2
14: 00d586b3      add   a3,a1,a3
```

```
0000004c <.L10>:
4c: 0005a683      lw    a3,0(a1)
50: 00062803      lw    a6,0(a2)
54: 00460793      addi  a5,a2,4
58: 00058893      mv    a7,a1
5c: 03068833      mul   a6,a3,a6
60: 01052023      sw    a6,0(a0)
64: 02ef5263      ble   a4,t5,88 <.L11>

00000068 <.L13>:
68: 0048a683      lw    a3,4(a7)
6c: 0007a303      lw    t1,0(a5)
70: 00478793      addi  a5,a5,4
74: 00488893      addi  a7,a7,4
78: 026686b3      mul   a3,a3,t1
7c: 00d80833      add   a6,a6,a3
80: 01052023      sw    a6,0(a0)
84: fefe12e3      bne   t3,a5,68 <.L13>

00000088 <.L11>:
88: 00450513      addi  a0,a0,4
8c: 00458593      addi  a1,a1,4
90: faae9ee3      bne   t4,a0,4c <.L10>
94: 00008067      ret
```

```
00000018 <.L3>:
18: 08c5fe2b      vtype.www a1,a2
1c: a6e50cab      vmul.vv.ld.sss.acc a0,a4
20: 00458593      addi  a1,a1,4
24: 00450513      addi  a0,a0,4
28: fed598e3      bne   a1,a3,18 <.L3>

0000002c <.L1>:
2c: 00008067      ret
```

Vectors

1 instruction, 0 stalls



20 bytes code for 2 loops

No vectors

8 instructions, N stalls

72 bytes code for 2 loops

Real application:  
“butt-posting”  
“butt-tweeting”  
cause?



solution!




# Deep Learning: Face Detector



Built using  
ORCA RISC-V  
+  
Lightweight  
Vectors  
+  
BNN Accel.


<https://www.youtube.com/watch?v= 0rWDrOGqrk>

# Deep Learning w/ Binary Weights





- Binary weights: only +1/-1, no \*
- Database > 75,000 face images
- Trained 99% accurate

# Custom Streaming Accelerators




# Streaming Convolution Accelerator









# Streaming Convolution Accelerator





# Streaming Convolution Accelerator




# Streaming Convolution Accelerator



# Streaming Convolution Accelerator




# Binary-weight NN Accelerator



# Face Detector Performance

- 24 MHz, 1 cycle per instruction (4 stages)
  - Effectively a 1.7 GHz RISC-V processor
    - Vectors 8x speedup. \
    - Binary CNN 73x speedup. /
- Overall 71x speedup
- Power ~15mW





# Advantage: RISC-V

- RISC-V made this possible!
  - Open ISA → FPGA-based CPU + gcc
  - Lightweight vectors → 8x performance \ 71x
  - BNN accelerator → 73x performance / combined
  - Power optimizations → about 15x lower power
- Not possible with closed-source CPUs
  - Could not add lightweight vectors
  - Could not add BNN accelerator
  - Could not make power optimizations




# Deep Learning Application: YOLO






# Full Vector Extension (MXP)



# Inside the VectorBlox MXP (2)




**+ CNN Accelerator  
2000 ops/cycle**

# Deep Learning Performance

- Same 28nm FPGA
  - ARM Cortex A9 **667 MHz**
  - VectorBlox MXP **160 MHz** (1/4 of Cortex A9)
- ~300-500x speedup over ARM A9
  - RISC-V Custom Instructions: **Vectors + CNN Accel.**
  - Parallelism: **2,000 operations / clock cycle**

# Deep Learning on VectorBlox



<https://www.youtube.com/watch?v=SS2Rc5zpwxs>

# Summary

- RISC-V is a free and open ISA
  - Enables healthy software (and hardware) ecosystems
  - Variety of cores available / in development
- Impact on VectorBlox
  - Single ecosystem for all FPGA Vendors
    - Shared SW + HW costs, leverage open source contributions
  - Access to CPU internals → performance + power
  - Full vectors (MXP) → 10x to 10,000x performance (vs. soft core)
    - CNN application → about 500x performance (vs. hard ARM)
  - Lightweight vectors (LVE) → 8x performance
    - BNN application → 71x performance
    - Power optimizations → about 15x lower power

# RISC-V CPU Survey Respondents

Rocket	<a href="https://github.com/freechipsproject/">github.com/freechipsproject/</a>
Freedom Everywhere	<a href="https://SiFive.com">SiFive.com</a>
Mythic IPU	<a href="https://mythic-ai.com">mythic-ai.com</a>
riscV	n/a
PulpTR	<a href="https://ankasys.com">ankasys.com</a>
proc_rv32ec_p2	<a href="https://astc-design.com">astc-design.com</a>
proc_rv32ic_p5	<a href="https://astc-design.com">astc-design.com</a>
KCP53000	<a href="https://kestrelcomputer.github.io/kestrel">kestrelcomputer.github.io/kestrel</a>
RV12	<a href="https://roalogic.com">roalogic.com</a>
PicoRV32	<a href="https://github.com/cliffordwolf/picorv32">github.com/cliffordwolf/picorv32</a>
Klessydra processing core	<a href="https://en.uniroma1.it">en.uniroma1.it</a>
BOOM	<a href="https://ucb-bar.github.io/riscv-boom">ucb-bar.github.io/riscv-boom</a>
PULP	<a href="https://github.com/pulp-platform">github.com/pulp-platform</a>

RV01	n/a
IntenCore	<a href="https://intensivate.com">intensivate.com</a>
YARVI	<a href="https://github.com/tommythorn/yarvi">github.com/tommythorn/yarvi</a>
RISCVBusiness	<a href="https://purduesoceeet.github.io">purduesoceeet.github.io</a>
GRVI Phalanx	<a href="https://fpga.org/gray-research-llc">fpga.org/gray-research-llc</a>
SCR1	<a href="https://syntacore.com">syntacore.com</a>
SCR2	<a href="https://syntacore.com">syntacore.com</a>
SCR3	<a href="https://syntacore.com">syntacore.com</a>
SCR4	<a href="https://syntacore.com">syntacore.com</a>
SCR5	<a href="https://syntacore.com">syntacore.com</a>
Celerity	n/a
riscv-lanzones	<a href="https://github.com/e19293001/riscv-lanzones">github.com/e19293001/riscv-lanzones</a>
ORCA	<a href="https://github.com/vectorblox/orca">github.com/vectorblox/orca</a>