TSMC 0.35 µm CMOS Process Technology


This 0.35 μm CMOS technology is available through CMC’s multi-project wafer service, which delivers Taiwan Semiconductor Manufacturing Company (TSMC) nanometer and micron-scale CMOS technologies.


The 0.35 µm CMOS (CMC term is CMOSP35) process is suitable for:

  • Analog circuits
  • RF circuits
  • Mixed-signal circuits

Process Details

  • Electrical Contact Forming Technology: Polycide
  • Layers: 4 metal, 2 poly
  • Supply Voltages: 3.3 V
  • Minimum Drawn Gate Length: 0.35 μm

Note: The expected number of chips to be delivered for this technology is 40.


  • 3.3 V/5 V
  • 2P4M

Design Kits and Libraries


Subscribers (Academics in Canada)
Subscribers (Academics in Canada, Peer Reviewed)
Academics outside of Canada or Industry

(Minimum charge is for a 12 mm2 design)

(Minimum charge is for a 12 mm2 design)

Contact CMC. Contact fab@cmc.ca for MPW access, or sales@cmc.ca for a dedicated run.


Minimum Subscription Required: Research

Does your research benefit from products and services provided by CMC Microsystems?

SponsorChip helps companies enhance their research efforts and links to academic researchers.

Scroll to Top
Skip to content